H261-Z60

Dual SP3 socket motherboard for the AMD EPYC Series Processor family

Service Guide

Rev. 1.0

Copyright

© 2018 GIGA-BYTE TECHNOLOGY CO., LTD. All rights reserved.

The trademarks mentioned in this manual are legally registered to their respective owners.

Disclaimer

Information in this manual is protected by copyright laws and is the property of GIGABYTE. Changes to the specifications and features in this manual may be made by GIGABYTE without prior notice. No part of this manual may be reproduced, copied, translated, transmitted, or published in any form or by any means without GIGABYTE's prior written permission.

Documentation Classifications

In order to assist in the use of this product, GIGABYTE provides the following types of documentations:

For detailed product information, carefully read the User's Manual.
 For more information, visit our website at:

http://b2b.gigabyte.com

Join our server forum to discuss our products and get technical assistance at:

forum.b2b.gigabyte.com



https://www.facebook.com/gigabyteserver

Conventions

The following conventions are used in this user's guide:

	NOTE!
=]	Gives bits and pieces of additional
	information related to the current topic.
	CAUTION!
<u> </u>	Gives precautionary measures to
	avoid possible hardware or software problems.
A	WARNING!
	Alerts you to any damage that might
	result from doing or not doing specific actions.

Server Warnings and Cautions

Before installing a server, be sure that you understand the following warnings and cautions.



WARNING!

To reduce the risk of electric shock or damage to the equipment:

- Do not disable the power cord grounding plug. The grounding plug is an important safety feature
- Plug the power cord into a grounded (earthed) electrical outlet that is easily accessible at all times.
- Unplug the power cord from the power supply to disconnect power to the equipment.
- Do not route the power cord where it can be walked on or pinched by items placed against it.
 Pay particular attention to the plug, electrical outlet, and the point where the cord extends from the server.



WARNING!

To reduce the risk of personal injury from hot surfaces, allow the drives and the internal system components to cool before touching them.



WARNING!

This server is equipped with high speed fans. Keep away from hazardous moving fan blades during servicing.



CAUTION!

- Do not operate the server for long periods with the access panel open or removed. Operating the server in this manner results in improper airflow and improper cooling that can lead to thermal damage.
- · Danger of explosion if battery is incorrectly replaced.
- Replace only with the same or equivalent type recommended by the manufacturer.
- Dispose of used batteries according to the manufacturer's instructions.

Electrostatic Discharge (ESD)



ESD CAN DAMAGE DRIVES, BOARDS, AND OTHER PARTS. WE RECOMMEND THAT YOU PERFORM ALL PROCEDURES AT AN ESD WORKSTATION. IF ONE IS NOT AVAILABLE, PROVIDE SOME ESD PROTECTION BY WEARING AN ANTI-STATIC WRIST STRAP ATTACHED TO CHASSIS GROUND -- ANY UNPAINTED METAL SURFACE -- ON YOUR SERVER WHEN HANDLING PARTS.

Always handle boards carefully. They can be extremely sensitive to ESD. Hold boards only by their edges without any component and pin touching. After removing a board from its protective wrapper or from the system, place the board component side up on a grounded, static free surface. Use a conductive foam pad if available but not the board wrapper. Do not slide board over any surface.

System power on/off: To remove power from system, you must remove the system from rack. Make sure the system is removed from the rack before opening the chassis, adding, or removing any non hot-plug components.

Hazardous conditions, devices and cables: Hazardous electrical conditions may be present on power, telephone, and communication cables. Turn off the system and discon-nect the cables attached to the system before servicing it. Otherwise, personal injury or equipment damage can result

Electrostatic discharge (ESD) and ESD protection: ESD can damage drives, boards, and other parts. We recommend that you perform all procedures in this chapter only at an ESD workstation. If one is not available, provide some ESD protection by wearing an antistatic wrist strap attached to chassis ground (any unpainted metal surface on the server) when handling parts.

ESD and handling boards: Always handle boards carefully. They can be extremely sensi-tive to electrostatic discharge (ESD). Hold boards only by their edges. After removing a board from its protective wrapper or from the system, place the board component side up on a grounded, static free surface. Use a conductive foam pad if available but not the board wrapper. Do not slide board over any surface.

Installing or removing jumpers: A jumper is a small plastic encased conductor that slips over two jumper pins. Some jumpers have a small tab on top that can be gripped with fin-gertips or with a pair of fine needle nosed pliers. If the jumpers do not have such a tab, take care when using needle nosed pliers to remove or install a jumper; grip the narrow sides of the jumper with the

pliers, never the wide sides. Gripping the wide sides can dam-age the contacts inside the jumper, causing intermittent problems with the function con-trolled by that jumper. Take care to grip with, but not squeeze, the pliers or other tool used to remove a jumper, or the pins on the board may bend or break.



CAUTION!

Risk of explosion if battery is replaced incorrectly or with an incorrect type. Replace the battery only with the same or equivalent type recommended by the manufacturer. Dispose of used batteries according to the manufacturer's instructions.

Table of Contents

Chapter 1	Hard	ware	e Installation	10
	1-1	Ins	tallation Precautions	10
	1-2	Pro	duct Specifications	11
	1-3	Sys	stem Block Diagram	14
Chapter 2	Syste	em A	ppearance	16
	2-1	Fro	nt View	16
	2-2	Rea	ar View	16
	2-3	Fro	nt Panel LED and Buttons	17
	2-4	Rea	ar System LAN LEDs	18
	2-5	Hai	rd Disk Drive LEDs	19
Chapter 3	Syste	em F	lardware Installation	20
	3-1	Ins	talling the Hard Disk Drive	21
	3-2	Rei	moving the Node	22
	3-3	Rei	moving Chassis Cover	23
	3-4	Rei	moving and Installing the Fan Duct	24
	3-5	Rei	moving and Installing the Heatsink	25
	3-6	Ins	talling the CPU	27
	3-7	Ins	talling Memory	28
	3-7	7-1	Eight Channel Memory Configuration	28
		7-2	Installing the Memory	
		7-3	DIMM Population Table	
	3-8		talling the PCI Expansion Card	
	3-9		talling the OCP Card	
	3-10		placing the Fan Assembly	
	3-11		placing the Power Supply	
			Power Supply LED Behavior	
			placing Power Distribution Board Cage	
	3-13		ble Routing	
Chantar 1			Hard Drive Back Plane Board Cable Routing	
Chapter 4			pard Components	
	4-1		therboard Components	
	4-2	Jur	nper Setting	43

Chapter 5	BIOS	Set	up	44
	5-1	The	e Main Menu	46
	5-2	Adv	/anced Menu	48
	5-2	2-1	iSCSI Configuration	49
	5-2	2-2	QLogic 577xx/578xx 10 Gb Ethernet BCM57810	50
	5-2	2-3	VLAN Configuration	63
	5-2	2-4	CPU Configuration	
	5-2	2-5	SATA Configuration	67
	5-2	2-6	USB Configuration	68
	5-2	2-7	AST2500 Super IO Configuration	70
	5-2	2-8	Serial Port Console Redirection	73
	5-2	2-9	PCI Subsystem Settings	78
	5-2	2-10	Network Stack	80
	5-2	2-11	CSM Configuration	81
	5-2	2-12	Trusted Computing	83
	5-2	2-13	NVMe Configuration	84
	5-3	AM	D CBS Menu	85
	5-3	3-1	Zen Common Options	86
	5-3	3-2	DF Common Options	89
	5-3	3-3	UMC Common Options	90
	5-3	3-4	NBIO Common Options	97
	5-3	3-5	FCH Common Options	98
	5-4	Chi	pset Setup Menu	100
	5-4	1-1	North Bridge	101
	5-4	1-2	Error Management	104
	5-5	Ser	ver Management Menu	105
	5-	5-1	System Event Log	107
	5-	5-2	View FRU Information	108
	5-5	5-3	BMC Network Configuration	109
	5-8	5-4	IPv6 BMC Network Configuration	111
	5-6	Sec	curity Menu	113
	5-6-1		Secure Boot	114
	5-7	Boo	ot Menu	118
	5-7	7-1	UEFI NETWORK Drive BBS Priorities	120
	5-7	7-2	UEFI Application Boot Priorities	121
	5-8	Sav	/e & Exit Menu	122
	5-9	ABI	L POST Codes	123
	5-9	9-1	StartProcessorTestPoints	123
	5-9	9-2	Memory test points	123
	5-9	9-3	PMU Test Points	123
	5-9	9-4	Original Post Code	124

	5-9-5	CPU test points	125
	5-9-6	Topology test points	125
	5-9-7	Extended memory test point	125
	5-9-8	Gnb Earlier init	126
	5-9-9	PMU test points	129
	5-9-10	ABL0 test points	129
	5-9-11	ABL5 test points	129
5-′	10 Age	esa POST Codes	133
	5-10-1	Universal Post Code	133
	5-10-2	[0xA1XX] For CZ only memory Postcodes	133
	5-10-3	S3 Interface Post Code	136
	5-10-4	PMU Post Code	136
	5-10-5	[0xA5XX] assigned for AGESA PSP Module	136
	5-10-6	[0xA9XX, 0xAAXX] assigned for AGESA NBIO Module	139
	5-10-7	[0xACXX] assigned for AGESA CCX Module	141
	5-10-8	[0xADXX] assigned for AGESA DF Module	142
	5-10-9	[0xAFXX] assigned for AGESA FCH Module	142
5-′	11 BIC	S POST Beep code (AMI standard)	144
	5-11-1	PEI Beep Codes	144
	5-11-2	DXE Beep Codes	144
5-	12 BIC	S Recovery Instruction	145

Chapter 1 Hardware Installation

1-1 Installation Precautions

The motherboard/system contain numerous delicate electronic circuits and components which can become damaged as a result of electrostatic discharge (ESD). Prior to installation, carefully read the service guide and follow these procedures:

- Prior to installation, do not remove or break motherboard S/N (Serial Number) sticker or warranty sticker provided by your dealer. These stickers are required for warranty validation.
- Always remove the AC power by unplugging the power cord from the power outlet before installing or removing the motherboard or other hardware components.
- When connecting hardware components to the internal connectors on the motherboard, make sure they are connected tightly and securely.
- When handling the motherboard, avoid touching any metal leads or connectors.
- It is best to wear an electrostatic discharge (ESD) wrist strap when handling electronic components such as a motherboard, CPU or memory. If you do not have an ESD wrist strap, keep your hands dry and first touch a metal object to eliminate static electricity.
- Prior to installing the motherboard, please have it on top of an antistatic pad or within an
 electrostatic shielding container.
- Before unplugging the power supply cable from the motherboard, make sure the power supply has been turned off.
- Before turning on the power, make sure the power supply voltage has been set according to the local voltage standard.
- Before using the product, please verify that all cables and power connectors of your hardware components are connected.
- To prevent damage to the motherboard, do not allow screws to come in contact with the motherboard circuit or its components.
- Make sure there are no leftover screws or metal components placed on the motherboard or within the computer casing.
- · Do not place the computer system on an uneven surface.
- Do not place the computer system in a high-temperature environment.
- Turning on the computer power during the installation process can lead to damage to system components as well as physical harm to the user.
- If you are uncertain about any installation steps or have a problem related to the use of the product, please consult a certified computer technician.


1-2 Product Specifications

€ CPU	 AMD EPYC[™] 7000 series processor family
	CPU TDP up to 180W
	Per Node:
Socket	2 x SP3 Socket
	▼ 2 x 5P3 500ket
Chipset	System on Chip (SoC)
Memory	Per Node:
	◆ 16 x DIMM slots
	DDR4 memory supported only
	8-channel memory architecture
	8-channel RDIMM/LRDIMM
	• 1.2V modules: 2667/2400/2133 MHz
LAN LAN	Per Node:
	◆ 2 x 1Gb/s BASE-T LAN ports (Intel® I350-AT2)
	1 x Dedicated management port
Expansion Slots	Per node:
	• 2 x Half-length low-profile slot with PCIe x16 (Gen3 x16 bus)
	1 x OCP mezzanine slot with PCle Gen3 x16 bus
	• 2 x M.2 with PCle Gen3 x4 interface (1 from CPU0; 1 from CPU1)
	Total:
	8 x Half-length low-profile slot with PCIe x16
	4 x OCP mezzanine slot with PCle Gen3 x16 bus
	8 x M.2 with PCIe Gen3 x4 interface
Video	Integrated in Aspeed® AST2500
	2D Video Graphic Adapter with PCle bus interface
	• 1920x1200@60Hz 32bpp, DDR4 SDRAM
Storage	Per node:
Ciorago	6 x 2.5" SAS/SATA hot-swappable HDD/SSD bays
	V X 2.0 G/10/0/1/1/1/10t Gwappasio 1188/008 Bayo
	Total:
	24 x 2.5" hot-swappable HDD/SSD bays
	SAS card is required for SAS devices support
Internal	Per Node:
Connectors	◆ 1 x COM header
	1 x TPM header
	1 x JTAG BMC header
	1 x PLD header
	1 x Function jumpers
	5 x Function select
	1 x IPMB connector
	· I A II W D COIIIICOLOI

Front Panel	Per node:
LED/Buttons	1 x Power botton with LED
	• 1 x ID button with LED
	1 x Enclosure LED
	Total:
	4 x Power button with LED
	4 x ID button with LED
	◆ 4 x Status LED
	*Only one CMC status LED per system
Rear Panel I/O	Per node:
	• 2 x USB 3.0 ports
	 1 x 10/100/1000 Server Management LAN port
	2 x RJ-45 ports
	Total:
	• 8 x USB 3.0 ports
	 4 x 10/100/1000 Server Management LAN port
	8 x RJ-45 ports
TPM	Per Node:
	1 x TPM header with LPC interface
	Optional TPM2.0 kit: CTM000
System	Aspeed® AST2500 management controller
Management	Avocent® MergePoint IPMI 2.0 web interface:
Ŭ	Network settings
	Network security settings
	Hardware information
	Users control
	Services settings
	IPMI settings
	Sessions control
	◆ LDAP settings
	Power control
	Fan profiles
	Voltages, fans and temperatures monitoring
	System event log
	Events management (platform events, trap settings, email settings)
	Serial Over LAN
	vKVM & vMedia (HTML5)
Form Factor	Propriety Form Factor; 6.5" x 19.4",, 12 layers PCB

Power Supply	 2 x 2200W redundant PSUs 80 PLUS Platinum AC Input: 100-127V~/ 14A, 47-63Hz 200-240V~/ 12.6A, 47-63Hz
	◆ DC Output: - Max 1200W/ 100-127V~ +12.12V/ 95.6A +12Vsb/ 3.5A - Max 2200W/ 200-240V +12.12V/ 178.1A +12Vsb/ 3.5A
Ambient Temperature	 Operating temperature: 10°C to 35°C Operating humidity: 8-80% (non-condensing)
Relative Humidity	 Non-operating temperature: -40°C to 60°C Non-operating humidity: 20%-95% (non-condensing)
System Dimension	 2U 4 Nodes - Rear access 440 x 87 x 820
* We reserves the right notice.	to make any changes to the product specifications and product-related information without prior

1-3 System Block Diagram



Chapter 2 System Appearance

2-1 Front View




No.	Decription
1.	Front Panel LEDs and buttons




Please Go to Chapter 2-3 Front Panel LED and Buttons for detail description of function LEDs.

2-2 Rear View




No.	Decription
1.	Chassis management Console port
2.	USB 3.0 ports
3.	VGA port
4.	1 Gb LAN port
5.	10/100/1000 Server management LAN port

2-3 Front Panel LED and Buttons




No.	Name	Color	Status	Description		
		Green	On	System is operating normally.		
				Critical condition, may indicates:		
			On	System fan failure		
		Amber		System temperature		
1.	System	Allibei		Non-critical condition, may indicates:		
	Status LED		Blink	Redundant power module failure		
				Temperature and voltage issue		
				Non-critical condition, may indicates:		
		N/A	Off	Redundant power module failure		
				Temperature and voltage issue		
		Green	On	System is powered on		
	Power button with LED	Green	Blink System is in ACPI S1 state (sleep mode)			
2.		N/A	Off	System is not powered on or in ACPI S5 state (power		
				off)		
				System is in ACPI S4 state (hibernate mode)		
3.	ID Button	Blue	On	System identification is active.		
Э.	with LED	N/A	Off	System identification is disabled.		
		Green	On	System is operating normally.		
				Critical condition, may indicates:		
				Power module failure		
			On	System fan failure		
4.	Enclosure	Amber		Power supply voltage issue		
		Alliber		System temperature		
				Non-critical condition, may indicates:		
			Blink	Redundant power module failure		
				Temperature and voltage issue		

2-4 Rear System LAN LEDs



No.	Name	Color	Status	Description		
	401.5	Yellow	On	1Gbps data rate		
1.	1GbE Speed LED	Green	On	100 Mbps data rate		
		N/A	Off	10 Mbps data rate		
	10hF		On	Link between system and		
2.	1GbE Link/ Activity LED	Green		network or no access		
			Blink	Data transmission or receiving is occurring		
	Houvity LLD	N/A	Off	No data transmission or receiving is occurring		

2-5 Hard Disk Drive LEDs



RAID SKU		LED1	Locate	HDD Fault	Rebuilding	HDD Access	HDD Present (No Access)
	Disk LED (LED on	Green	ON(*1)	OFF		BLINK (*2)	OFF
N- DAIDf	Back Panel)	Amber	OFF	OFF		OFF	OFF
No RAID configuration (via HBA, PCH)	Removed HDD Slot (LED on Back Panel)	Green	ON(*1)	OFF			
		Amber	OFF	OFF			
RAID configuration (via HW RAID Card or SW RAID Card)	Disk LED	Green	ON	OFF		BLINK (*2)	OFF
		Amber	OFF	ON	(Low Speed: 2 Hz)	OFF	OFF
	Removed HDD Slot	Green	ON(*1)	OFF	(*3)		
		Amber	OFF	ON	(*3)		

NOTE:

^{*3:} If HDD is pulled out during rebuilding, the disk status of this HDD is regarded as faulty.

LED 2	HDD Present	No HDD
Green	ON	OFF

^{*1:} Depends on HBA/Utility Spec.

^{*2:} Blink cycle depends on HDD's activity signal.

Chapter 3 System Hardware Installation



Pre-installation Instructions

Computer components and electronic circuit boards can be damaged by discharges of static electricity. Working on computers that are still connected to a power supply can be extremely dangerous. Follow the simple guidelines below to avoid damage to your computer or injury to yourself.

- Always disconnect the computer from the power outlet whenever you are working inside the computer case.
- If possible, wear a grounded wrist strap when you are working inside the computer case.
 Alternatively, discharge any static electricity by touching the bare metal system of the computer case, or the bare metal body of any other grounded appliance.
- Hold electronic circuit boards by the edges only. Do not touch the components on the board unless it is necessary to do so. Do not flex or stress the circuit board.
- Leave all components inside the static-proof packaging until you are ready to use the component for the installation.

3-1 Installing the Hard Disk Drive




Read the following guidelines before you begin to install the Hard disk drive:

- · Take note of the drive tray orientation before sliding it out.
- · The tray will not fit back into the bay if inserted incorrectly.
- · Make sure that the HDD is connected to the HDD connector on the backplane.

Follow these instructions to install the Hard disk drive:

- 1. Press the release button.
- 2. Pull the locking lever to remove the HDD tray.
- 3. Pull apart the HDD tray.
- 4. Slide hard disk into the tray.
- 5. Push together to secure the hard drive.



3-2 Removing the Node




Before you remove or install the node

Make sure the system is not turned on or connected to AC power.

Follow these instructions to remove a node:

 Press the retaining clip on the right side of the node along the direction of the arrow, while pulling out the node using its handle.



3-3 Removing Chassis Cover




Before you remove or install the system cover

· Make sure the system is not turned on or connected to AC power.

Follow these instructions to remove the system cover:


- 1. Loosen and remove the six screws securing the back cover.
- 2. Slide the cover to the rear of the system and remove the cover in the direction of the arrow.



3-4 Removing and Installing the Fan Duct

Follow these instructions to remove/install the fan duct:

- 1. Remove the four screws securing the fan ducts.
- 2. Lift up to remove the fan ducts
- 3. To install the fan duct, align the fan duct with the guiding groove. Push down the fan duct into chassis until its firmly seats, then install the four screws to secure the fan ducts in place.



3-5 Removing and Installing the Heatsink



Read the following guidelines before you begin to install the heatsink:

- Always turn off the computer and unplug the power cord from the power outlet before installing the heatsink to prevent hardware damage.
- · Unplug all cables from the power outlets.
- · Disconnect all telecommunication cables from their ports.
- · Place the system unit on a flat and stable surface.
- · Open the system according to the instructions.

WARNING

Failure to properly turn off the server before you start installing components may cause serious damage. Do not attempt the procedures described in the following sections unless you are a qualified service technician.

Follow these instructions to remove the heatsink:

- 1. Loosen the four captive screws securing the heatsink to the system.
- 2 Lift and remove the heatsink




WARNING!

CPU0 and CPU1 use different CPU heatsinks. See the following images for using the correct heatsink.


Failure to observe the warning could result in damage to the equipment.

Primary CPU Heatsink






Secondary CPU Heatsink:



To install the heatsink, reverse the steps above while ensuring that you tighten the captive screws in sequential order $(1\rightarrow 2\rightarrow 3\rightarrow 4)$ as seen in the image below.

Primary CPU Heatsink

Secondary CPU Heatsink:



3-6 Installing the CPU



Read the following guidelines before you begin to install the CPU:


- · Make sure that the motherboard supports the CPU.
- Always turn off the computer and unplug the power cord from the power outlet before installing the CPU to prevent hardware damage.
- · Unplug all cables from the power outlets.
- Disconnect all telecommunication cables from their ports.
- · Place the system unit on a flat and stable surface.
- · Open the system according to the instructions.

WARNING!

Failure to properly turn off the server before you start installing components may cause serious damage. Do not attempt the procedures described in the following sections unless you are a qualified service technician.

Follow these instructions to install the CPU:

- 1. Loosen the three captive screws in sequential order $(1\rightarrow2\rightarrow3)$ securing the CPU cover.
- 2. Flip open the CPU cover.
- 3. Remove the CPU cap with CPU from the CPU frame using the handle on the CPU cap.
- 4. Using the handle on the CPU cap insert the new CPU cap with CPU installed into the CPU frame. NOTE: Ensure the CPU is installed in the CPU cap in the correct orientation, with the gold triangle on the CPU aligned to the top left corner of the CPU cap.
- 5. Flip the CPU frame with CPU installed into place in the CPU socket.
- 6. Flip the CPU cover into place over the CPU socket.
- 7. Tighten the CPU cover screws in sequential order $(1\rightarrow2\rightarrow3)$ to secure the CPU cover in place.



3-7 Installing Memory




Read the following guidelines before you begin to install the memory:

- Make sure that the motherboard supports the memory. It is recommended that memory of the same capacity, brand, speed, and chips be used.
- Always turn off the computer and unplug the power cord from the power outlet before installing the memory to prevent hardware damage.
- Memory modules have a foolproof design. A memory module can be installed in only one direction. If you are unable to insert the memory, switch the direction.

3-7-1 Eight Channel Memory Configuration

This motherboard provides 16 DDR4 memory sockets and supports Eight Channel Technology. After the memory is installed, the BIOS will automatically detect the specifications and capacity of the memory. Enabling eight Channel memory mode will be eight times of the original memory bandwidth.



3-7-2 Installing the Memory




Before installing a memory module, make sure to turn off the computer and unplug the power cord from the power outlet to prevent damage to the memory module.

Be sure to install DDR4 DIMMs on this motherboard.

Follow these instructions to install the Memory:

- 1. Insert the DIMM memory module vertically into the DIMM slot, and push it down.
- 2. Close the plastic clip at both edges of the DIMM slots to lock the DIMM module.
- 3. Reverse the installation steps when you want to remove the DIMM module.



3-7-3 DIMM Population Table RDIMM Maximum Frequency Supported Tablel

Slots	DIMMs Populated	DIMM			Frequency (MT/s)
		1R	2R 2DR	4DR	1.2V
1	1	1			2667
			1		2667
				1	Not Supported
	2	1			2667
			1		2400
				1	Not Supported
		2			2133
2		1	1		2133
2	2		2		2133
	2			2	Not Supported
		1		1	Not Supported
		1	1	Not Supported	

3DS RDIMM Maximum Frequency Supported Table

Slote	DIMMs	DIMM			Frequency (MT/s)
	Populated	NA	2S2R 2S4R	4DR	1.2V
1 1		1			Not Supported
	1		1		2667
				1	Not Supported
1		1			Not Supported
		1		2400	
				1	Not Supported
	2 2	2			Not Supported
2		1	1		Not Supported
			2		1866
				2	Not Supported
		1		1	Not Supported

LRDIMM Maximum Frequency Supported Table

Slots	DIMMs Populated	DIMM			Frequency (MT/s)
		1R	2S4R	4DR	1.2V
1 1		1			Not Supported
	1		1		2667
				1	2667
	2 2	1			Not Supported
			1		2667
				1	2667
		2			Not Supported
2		1	1		Not Supported
			2		2133
				2	2133
		1		1	Not Supported
			1	1	2133

NOTE!

I 1R: 1 package rank of SDP DRAMs

I 2R: 2 package rank of SDP DRAMs

I 2DR: 2 package rank of DDP DRAMs

I 4DR: 2 package rank of DDP DRAMs

I 1S2R/1S4R/1S8R: 1 package rank of 2/4/8 high 3DS DRAMs

I 2S2R/2S4R/2S8R: 2 package rank of 2/4/8 high 3DS DRAMs

I DIMM must be populated in sequential alphabetic order, starting with bank A.

I When only one DIMM is used, it must be populated in memory slot A1.

3-8 Installing the PCI Expansion Card



Voltages can be present within the server whenever an AC power source is connected.
 This voltage is present even when the main power switch is in the off position. Ensure that the system is powered-down and all power sources have been disconnected from the server prior to installing a PCI card.


Failure to observe these warnings could result in personal injury or damage to equipment.



The PCI riser assembly does not include a riser card or any cabling as standard. To install
a PCI card, a riser card must be installed.


Follow these instructions to install the left PCI Expansion card:

- Remove the three screws securing the riser bracket to the system.
- 2. Lift up the riser bracket out of system.
- Align the PCI-E card to the riser guide slot and push in the direction of the arrow until the PCI-E card sits in the PCI card connector.
- 4. Secure the PCI-E card with a screw.
- 5. Reverse steps 1 3 to install the riser bracket back into the system.



Follow these instructions to install the right PCI Expansion card:

- 1. Remove the two screws on the riser bracket to the system.
- 2. Lift up the riser bracket out of system.
- 3. Remove the screw securing the side bracket to the riser bracket.
- 4. Remove the side bracket
- Align the PCI-E card to the riser guide slot and push in the direction of the arrow until the PCI-E card sits in the PCI card connector.
- 6. Secure the PCI-E card with a screw.
- Install the side bracket to the riser bracket.
- 8. Secure the side bracket to the riser bracket with a screw.
- 9. Reverse steps 1 2 to install the riser bracket back into the system.



3-9 Installing the OCP Card



Voltages can be present within the server whenever an AC power source is connected.
 This voltage is present even when the main power switch is in the off position. Ensure that the system is powered-down and all power sources have been disconnected from the server prior to installing a OCP card.


Failure to observe these warnings could result in personal injury or damage to equipment.



Before installing the OCP card the left PCI-E riser assembly must be first removed, see the <code>IInstalling</code> the PCI Expansion Card^{II} section for instructions on removing the PCI-E riser assembly.

Follow these instructions to install the OCP card:


- Install the OCP card bracket.
- Secure the OCP card bracket with a screw.
- Align the OCP card to the connector on the system board and push in the direction of the arrow until the OCP card sits firmly in the system.
- Secure the OCP card with three screws.



3-10 Replacing the Fan Assembly

Follow these instructions to replace the fan assembly:

- 1. Pull the fan ear outward.
- 2. Lift up the fan assembly from the chassis.
- 3. Reverse the previous steps to install the replacement fan assembly.



3-11 Replacing the Power Supply





Before you remove or install the system cover

· Make sure the system is not turned on or connected to AC power.


Follow these instructions to replace the power supply:

- Pull up the power supply handle and press the retaining clip on the right side of the power supply along the direction of the arrow. At the same time, pull out the power supply by using its handle.
- Insert the replacement power supply firmly into the chassis. Connect the AC power cord to the replacement power supply.





3-11-1 Power Supply LED Behavior



State	Description
Green On	+12V output ON and OK
Off	No AC power to all power supplies
0.5Hz Blink/Green	AC presents/Only +12VSB on (PS Off) Or PSU in Smart standby mode
Amber	AC cord unplugged, or AC power lost; with a second power supply in parallel still with AC input power.
0.5Hz Blink/Amber	Power supply warning events where the power supply continues to operate; high power current, slow fan
Amber	Power supply critical event causing a shutdown; OTP, OCP, UVP, OVP, fan fail
2Hz Blink/Green	Power supply firmware updating

3-12 Replacing Power Distribution Board Cage




Before you remove or install the power distribution board cage:

· Make sure the system is not turned on or connected to AC power.


Follow these instructions to remove the power distribution board cage:

- 1. Loosen and remove the four screws securing the cage.
- 2. While holding the cage, vertically lift it from the system.




3-13 Cable Routing


System Power Cable




Power Distribution Board Signal Cable




Front Switch Cable/Front LED Cable




LAN Bridge Board Cable




On-Board SATA to HDD Back Plane Board System Fan Cable Cable




3-13-1 Hard Drive Back Plane Board Cable Routing HDD #0-5 Signal Cable






HDD #12-17 Signal Cable




HDD #18-23 Signal Cable




Chapter 4 Motherboard Components

4-1 Motherboard Components



Item	Description		
1	USB 3.0 ports		
2	IPMB connector		
3	NCSI switch		
4	Serial port connector		
5	VGA port		
6	Riser slot #2 (Gen 3/x16 slot)		
7	Gigabit LAN port #2		
8	Gigabit LAN port #1		
9	Server management LAN port		
10	M.2 connector (CPU0)		
11	M.2 connector (CPU1)		
12	Function jumper switch		
13	System battery		
14	Slimline SAS connector		
15	Clear CMOS jumper		
16	Slimline SAS connector		
17	GF_1_1		
18	GF_1_3		
19	TPM connector		
20	Riser slot #1 (Gen 3/x1 and x8 slot)		
21	OCP mezzanine connector		

4-2 Jumper Setting



Chapter 5 BIOS Setup

BIOS (Basic Input and Output System) records hardware parameters of the system in the EFI on the motherboard. Its major functions include conducting the Power-On Self-Test (POST) during system startup, saving system parameters and loading operating system, etc. BIOS includes a BIOS Setup program that allows the user to modify basic system configuration settings or to activate certain system features. When the power is turned off, the battery on the motherboard supplies the necessary power to the CMOS to keep the configuration values in the CMOS.

To access the BIOS Setup program, press the key during the POST when the power is turned on.



- BIOS flashing is potentially risky, if you do not encounter problems of using the current BIOS version, it is recommended that you don't flash the BIOS. To flash the BIOS, do it with caution. Inadequate BIOS flashing may result in system malfunction.
- It is recommended that you not alter the default settings (unless you need to) to prevent system
 instability or other unexpected results. Inadequately altering the settings may result in system's
 failure to boot. If this occurs, try to clear the CMOS values and reset the board to default values.
 (Refer to the Exit section in this chapter or introductions of the battery/clearing CMOS jumper in
 Chapter 1 for how to clear the CMOS values.)

BIOS Setup Program Function Keys

<←><→>	Move the selection bar to select the screen
<↑><↓>	Move the selection bar to select an item
<+>	Increase the numeric value or make changes
<->	Decrease the numeric value or make changes
<enter></enter>	Execute command or enter the submenu
<esc></esc>	Main Menu: Exit the BIOS Setup program
	Submenus: Exit current submenu
<f1></f1>	Show descriptions of general help
<f3></f3>	Restore the previous BIOS settings for the current submenus
<f9></f9>	Load the Optimized BIOS default settings for the current submenus
<f10></f10>	Save all the changes and exit the BIOS Setup program

■ Main

This setup page includes all the items in standard compatible BIOS.

Advanced

This setup page includes all the items of AMI BIOS special enhanced features.

(ex: Auto detect fan and temperature status, automatically configure hard disk parameters.)

AMD CBS

This setup page includes the common items for configuration of AMD motherboard-related information.

Chipset

This setup page includes all the submenu options for configuring the function of processor, network, North Bridge, South Bridge, and System event logs.

■ Server Management

Server additional features enabled/disabled setup menus.

■ Security

Change, set, or disable supervisor and user password. Configuration supervisor password allows you to restrict access to the system and BIOS Setup.

A supervisor password allows you to make changes in BIOS Setup.

A user password only allows you to view the BIOS settings but not to make changes.

■ Boot

This setup page provides items for configuration of boot sequence.

Save & Exit

Save all the changes made in the BIOS Setup program to the CMOS and exit BIOS Setup. (Pressing <F10> can also carry out this task.)

Abandon all changes and the previous settings remain in effect. Pressing <Y> to the confirmation message will exit BIOS Setup. (Pressing <Esc> can also carry out this task.)

5-1 The Main Menu

Once you enter the BIOS Setup program, the Main Menu (as shown below) appears on the screen. Use arrow keys to move among the items and press <Enter> to accept or enter other sub-menu.

Main Menu Help

The on-screen description of a highlighted setup option is displayed on the bottom line of the Main Menu.

Submenu Help

While in a submenu, press <F1> to display a help screen (General Help) of function keys available for the menu. Press <Esc> to exit the help screen. Help for each item is in the Item Help block on the right side of the submenu.



When the system is not stable as usual, select the **Restore Defaults** item to set your system to its defaults.

The BIOS Setup menus described in this chapter are for reference only and may differ by BIOS version.



Project Name

Displays the project name information.

Project Version

Displays version number of the BIOS setup utility.

Build Date and Time

Displays the date and time when the BIOS setup utility was created.

- → BMC Information^(Note)
- → BMC Firmware Version^(Note)

Displays BMC firmware version information.

- Onboard LAN Information
- → LAN1 MAC Address^(Note)

Displays LAN1 MAC address information.

→ LAN2 MAC Address^(Note)

Displays LAN2 MAC address information.

→ Total Memory^(Note)

Displays the information for the installed memory size.

Displays the information for the installed memory speed.

☐ System Date


Sets the date following the weekday-month-day-year format.

System Time


Sets the system time following the hour-minute-second format.

5-2 Advanced Menu

The Advanced menu display submenu options for configuring the function of various hardware components. Select a submenu item, then press [Enter] to access the related submenu screen.



5-2-1 iSCSI Configuration



Press [Enter] for configuration of advanced items.

Delete Attempts

Press [Enter] for configuration of advanced items.

Change Attempt Order

Press [Enter] for configuration of advanced items.

5-2-2 QLogic 577xx/578xx 10 Gb Ethernet BCM57810





- Main Configuration Page
- → Firmware Image Menu

Press [Enter] to view device firmware version information.

Device Hardware Configuration Menu

Press [Enter] to configure device and port specific parameters.

MBA Configuration Menu

Press [Enter] to configure Multiple Boot Agent (MBA) parameters.

iSCSI Boot Configuration Menu

Press [Enter] to configure iSCSI boot parameters.

→ Multi-Function Mode

Virtualization mode configuration. System must be rebooted in order for changes to take effect. Options available: SF/SR-IOV. Default setting is **SF**.

→ Blink LEDs

Blink LEDs for a duration up to 15 seconds. Default setting is **0**.

☐ Chip Type

Displays the chip type.

→ PCI Device ID

Displays the PCI device ID.

→ Bus: Device: Function

Displays the bus number, device number, and function number.

→ Link Status

Displays the link status.

→ Parameter MAC Address

Displays the Permanent MAC Address.

▽ Virtual MAC Address

Displays the Virtual MAC Address.

5-2-2-1 Firmware Image Menu





Displays the device's firmware version information.

5-2-2-2 Device Hardware Configuration Menu



Configures the device and port specific parameters. Please refer to help text defined per configurable parameter for more information.

→ DCB Protocol

Enable/Disable the DCB Protocol.

Options available: Enabled/Disabled. Default setting is Enabled.

→ Number of VFs per PF

Displays the number of VFs per PF in multiple of 8 (0 to 64).

Max PF MSI-X Vectors

Displays the maximum number of PF MSI-X Vectors. (0 to 64).

→ UEFI Boot Mode

Specifies Driver Boot Mode in UEFI environment.


Default setting is UNDI.

→ MFW Crash Dump Feature

Enables MFW bootcode to collect critical device and system information during unanticipated system crash.

Options available: Enabled/Disabled. Default setting is Enabled.

5-2-2-3 MBA Configuration Menu





Main Configuration Page > MBA Configuration Menu

Configures the Multiple Boot Agent (MBA) parameters.

Configures the Multiple Boot Agent (MBA) parameters.

Configures the Multiple Boot Agent (MBA) parameters.

□ Legacy Boot Protocol

Selects a non-UEFI Boot Protocol to be used.

Options available: PXE/iSCSI/None. Default setting is **None**.

→ Boot Strap Type

Selects the BIOS interrupt call type.

Auto Detect: Auto Detect interrupt type; BBS: BIOS Boot Specification; Int 18h: Interrupt vector to execute cassette BASIC: Int 19h: BIOS Interrupt vector used to load OS.

Options available: Auto Detect/BBS/Int 18h/Int 19h. Default setting is Auto Detect.

→ Hide Setup Prompt

Configures whether Setup Prompt is displayed during ROM initialization.

Options available: Enabled/Disabled. Default setting is Disabled.

Setup Key Stroke

Configure key strokes to invoke configuration menu.

Options available: Ctrl-S/Ctrl-B. Default setting is Ctrl-S.

Banner Message Timeout

Selects the timeout value. (0 defaults to 4 seconds, 15 is no delay, 1-14 is timeout value in seconds). Default setting is **5**.

Configures the link speed.

Default setting is 10 Gbps Full.

→ Wake On LAN

Configures Wake on LAN (WOL). This setting is per port.

Options available: Enabled/Disabled. Default setting is Disabled.

→ VLAN Mode

Configures the virtual LAN mode.

Options available: Enabled/Disabled. Default setting is Disabled.

▽ VLAN ID (1..4094)


Displays the virtual LAN ID (1 to 4094).

→ Boot Retry Count

Selects the number of boot retries.

Options available: No Retry/1 Retry/2 Retries/3 Retries/4 Retries/5 Retries/6 Retries/Indefinite Retries. Default setting is **No Retry**.

5-2-2-4 iSCSI Boot Configuration Menu





→ Main Configuration Page > iSCSI Boot Configuration Menu

Configures the iSCSI boot parameters.

Press [Enter] for configuration of advanced items.

□ iSCSI Initiator Parameters

Press [Enter] for configuration of advanced items.

iSCSI First Target Parameters

Press [Enter] for configuration of advanced items.

□ iSCSI Second Target Parameters

Press [Enter] for configuration of advanced items.

5-2-2-4-1 iSCSI General Parameters





Main Configuration Page > iSCSI Boot Configuration Menu > iSCSI General Parameters

Configures the iSCSI general boot parameters.

→ TCP/IP Parameters via DHCP

Acquires the TCP/IP configuration via DHCP.

Options available: Enabled/Disabled. Default setting is Enabled.

→ IP Autoconfiguration

Auto-configures the IP configuration.

Options available: Enabled/Disabled. Default setting is **Disabled**.

Please note that this item is configurable when TCP/IP Parameters via DHCP is set to Disabled.

Acquires the iSCSI parameters via DHCP.

Options available: Enabled/Disabled. Default setting is Enabled.

☐ CHAP Authentication

Enable/Disable the CHAP authentication.

Options available: Enabled/Disabled. Default setting is Disabled.

Boot to Target

Enable/Disable booting to iSCSI target after log-on.

Options available: Disabled/Enabled/One Time Disabled. Default setting is Enabled.

→ DHCP Vendor ID

Press [Enter] to configures the DHCP vendor ID (up to 32 bytes long).

□ Link Up Delay Time

Configures the link up to delay time in seconds (0..225).

☐ Use TCP Timestamp

Enable/Disable the TCP timestamp.

Options available: Enabled/Disabled. Default setting is Disabled.

□ Target as first HDD

Enable/Disable target appears as a first hard disk drive (HDD) in the system.

Options available: Enabled/Disabled. Default setting is Disabled.

LUN Busy Retry Count

Configures the number of retries in 2 second intervals when LUN is busy (0..60).

Default setting is 0.

→ IP Version

Displays the IP version supported. Modifying this parameter will reset all IP-related fields.

5-2-2-4-2 iSCSI Initiator Parameters





Main Configuration Page > iSCSI Boot Configuration Menu > iSCSI Initiator Parameters

Configures the iSCSI initiator parameters.

→ IP Address

Configures initiator IP address.

→ Subnet Mask

Configures IP subnet mask.

Default Gateway

Configures default gateway IP address.

Configures the primary DNS IP address.

Configures the second DNS IP address.

Configures the iSCSI name.


→ CHAP ID


Configures the Challenge-Handshake Authentication Protocol (CHAP) ID (up to 128 characters in length).

☐ CHAP Secret

Configure the Challenge-Handshake Authentication Protocol (CHAP) Secret (12 to 16 characters in length).

5-2-2-4-3 iSCSI First Target/Second Target Parameters





Main Configuration Page > iSCSI Boot Configuration Menu > iSCSI First Target/ Second Target arameters

Configures the iSCSI first target parameters.

→ Connect

Enable/Disable the target establishment.

Options available: Enabled/Disabled. Default setting is **Disabled**.

→ IP Address

Configures the target IP address.

→ TCP Port

Configures the target TCP port number (13365535).

→ Boot LUN

Configure the target boot LUN number (0..255).

Configures the iSCSI name.

→ CHAP ID

Configures the Challenge-Handshake Authentication Protocol (CHAP) ID (up to 128 characters in length).

☐ CHAP Secret

Configure the Challenge-Handshake Authentication Protocol (CHAP) Secret (12 to 16 characters in length).


5-2-3 VLAN Configuration



□ Enter Configuration Menu

Press [Enter] to enter configuration menu for VLAN configuration.

5-2-3-1 VLAN Configuration Menu



- → VLAN ID

Sets a VLAN ID of new VLAN or existing VLAN, valid value is 0 to 4094.

Priority

Sets the 802.1Q Priority, valid value is 0 to 7.

→ Add VLAN

Creates a new VLAN or update existing VLAN.

 ☐ Configured VLAN List

Displays the configured VLAN list information.

Options available: Enabled/Disabled. Default setting is Disabled.

Removes the selected VLANs.

Please note that this item is only executable when Configured VLAN List is set to Enabled, and once executed the Configured VLAN List will be updated accordingly.

5-2-4 CPU Configuration



→ CPU Configuration

→ SVM Mode

Enable/disable the CPU Virtualization.

Options available: Enabled/Disabled. Default setting is Enabled.

→ SMEE

Controls the Secure Memory Encryption Enable (SMEE) function. Options available: Enabled/Disabled. Default setting is **Enabled**.


→ CPU 0 Information

Press [Enter] to view the memory information related to CPU 0.

5-2-4-1 CPU 0 Information



5-2-5 SATA Configuration



5-2-6 USB Configuration



→ USB Configuration

→ USB Controllers:

Displays the supported USB controllers.

→ USB Devices:

Displays the USB devices connected to the system.

Legacy USB Support

Enable/disable the Legacy USB support fuction. AUTO option disables legacy support if no USB devices are connected. DISABLE option will keep USB devices available only for EFI applications.

Options available: Enabled/Disabled/Auto. Default setting is Enabled.

This is a workaround for OSes without XHCl hand-off support. The XHCl ownership change should be claimed by XHCl driver.

Options available: Enabled/Disabled. Default setting is Enabled.

USB Mass Storage Driver Support^(Note)

Enable/Disable the USB Mass Storage Driver Support.

Options available: Enabled/Disabled. Default setting is Enabled.

→ Port 60/64 Emulation

Enables the I/O port 60h/64h emulation support. This should be enabled for the complete USB Keyboard Legacy support for non-USB aware OSes.

Options available: Enabled/Disabled. Default setting is Enabled.

USB hardware delays and time-outs:

→ USB transfer time-out

The time-out value for Control, Bulk, and Interrupt transfers.

Options available: 1 sec/5 sec/10 sec/20 sec. Default setting is 20 sec.

(Note) This item is present only if you attach USB devices.

→ Device reset time-out

USB mass storage device Start Unit command time-out.

Options available: 10 sec/20 sec/30 sec/40 sec. Default setting is **20 sec**.

○ Device power-up delay

Maximum time the device will take before it properly reports itself to the Host Controller. "Auto" uses default value: for a Root port it is 100 ms, for a Hub port the delay is taken from Hub descriptor. Options available: Auto/Manual. Default setting is **Auto**.

5-2-7 AST2500 Super IO Configuration




- → AST2500 Super IO Configuration

Displays the super IO chip information.

Serial Port 1/2 Configuration

Press [Enter] for configuration of advanced items.

5-2-7-1 Serial Port 1/2 Configuration





- Serial Port 1/2 Configuration
- → Serial Port^(Note1)

Enable/Disable the Serial Port (COM). When set to Enabled allows you to configure the Serial port 1/2 settings. When set to Disabled, displays no configuration for the serial port.

Options available: Enabled/Disabled. Default setting is Enabled.

□ Devices Settings^(Note2)

Displays the Serial Port 1/2 device settings.

(Note1) Advanced items prompt when this item is defined. (Note)

(Note2) This item appears when Serial Port is set to Enabled

○ Change Settings(Note2)

Select an optimal settings for Super IO Device.

Options available for Serial Port 1:

Auto

IO=3F8h; IRQ=4;

IO=3F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;

IO=2F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;

IO=3E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;

IO=2E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;

Default setting is Auto.

Options available for Serial Port 2:

Auto

IO=2F8h: IRQ=3:

IO=3F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;

IO=2F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;


IO=3E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;

IO=2E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;

Default setting is Auto.

Please note that this item is configurable when Serial Port is set to Enabled.

5-2-8 Serial Port Console Redirection



○ COM1/COM2 Serial Over LAN Console Redirection^(Note)

Select whether to enable console redirection for the specified device. Console redirection enables the users to manage the system from a remote location.

Options available: Enabled/Disabled. Default setting is Disabled.

□ Legacy Console Redirection

Selects a COM port for Legacy serial redirection. The options are dependent on the available COM ports.

Serial Port for Out-of-Band Management/Windows Emergency Management Services (EMS) Console Redirection^(Note)

Selects a COM port for EMS console redirection. EMS console redirection allows the user to configure Console Redirection Settings to support Out-of-Band Serial Port management.


Options available: Enabled/Disabled. Default setting is Disabled.

COM1/COM2 Serial Over LAN/Legacy/Serial Port for Out-of-Band EMS Console Redirection Settings


Press [Enter] for configuration of advanced items.

Please note that this item is configurable when COM1/COM2 Serial Over LAN/Serial Port for Outof-Band Management EMS Console Redirection is set to Enabled.

5-2-8-1 COM1/COM2 Serial Over LAN/Legacy/Serial Port for Out-of-Band EMS Console Redirection Settings









COM1/COM2 Serial Over LAN Console Redirection Settings

Terminal Type

Selects a terminal type to be used for console redirection.

Options available: VT100/VT100+/ANSI /VT-UTF8. Default setting is ANSI.

Bits per second

Selects the transfer rate for console redirection.

Options available: 9600/19200/38400/57600/115200. Default setting is 115200.

Data Bits

Selects the number of data bits used for console redirection.

Options available: 7/8. Default setting is 8.

→ Parity

A parity bit can be sent with the data bits to detect some transmission errors.

Even: parity bit is 0 if the num of 1's in the data bits is even.

Odd: parity bit is 0 if num of 1's in the data bits is odd.

Mark: parity bit is always 1. Space: Parity bit is always 0.

Mark and Space Parity do not allow for error detection.

Options available: None/Even/Odd/Mark/Space. Default setting is None.

→ Stop Bits

Stop bits indicate the end of a serial data packet. (A start bit indicates the beginning). The standard setting is 1 stop bit. Communication with slow devices may require more than 1 stop bit.

Options available: 1/2. Default setting is 1.

→ Flow control

Flow control can prevent data loss from buffer overflow. When sending data, if the receiving buffers are full, a 'stop' signal can be sent to stop the data flow. Once the buffers are empty, a 'start' signal can be sent to re-start the flow. Hardware flow control uses two wires to send start/stop signals.

Options available: None/Hardware RTS/CTS. Default setting is None.

Enable/Disable the VT-UTF8 Combo Key Support.

Options available: Enabled/Disabled. Default setting is Enabled.

→ Recorder Mode^(Note)

When this mode enabled, only texts will be send. This is to capture Terminal data.

Options available: Enabled/Disabled. Default setting is Disabled.

→ Resolution 100x31^(Note)

Enable/Disable extended terminal resolution.

Options available: Enabled/Disabled. Default setting is Enabled.

→ Putty KeyPad^(Note)

Selects FunctionKey and KeyPad on Putty.

Options available: T100/LINUX/XTERMR6/SCO/ESCN/VT400. Default setting is VT100.

Legacy Console Redirection Settings

□ Redirection COM Port

Selects a COM port to display redirection of Legacy OS and Legacy OPROM Messages.

Options available: COM1/COM2 Serial Over LAN. Default setting is COM1.

Resolution

On Legacy OS, the Number of Rows and Columns supported redirection.

Options available: 80x24/80x25. Default setting is 80x24.

Redirect After POST

When Bootloader is selected, then Legacy Console Redirection is disabled before booting to legacy OS.

When Always Enable is selected, then Legacy Console Redirection is enabled for legacy OS.

Options available: Bootloader/Always Enable. Default setting is **Always Enable**.

○ Out-of-Band Mgmt Port

Microsoft Windows Emerency Management Service (EMS) allows for remote management of a Windows Server OS through a serial port.

Options available: COM1/COM2 Serial Over LAN. Default setting is COM1.

5-2-9 PCI Subsystem Settings



→ PCI Bus Driver Version

Displays the PCI Bus Driver version information.

PCI Devices Common Settings:

→ PCI Latency Timer

Sets the value to be programmed into PCI Latency Timer Register.

Options available: 32 PCI Bus Clocks/64 PCI Bus Clocks/96 PCI Bus Clocks/128 PCI Bus Clocks/160 PCI Bus Clocks/192 PCI Bus Clocks/224 PCI Bus Clocks/248 PCI Bus Cloc

Default setting is 32 PCI Bus Clocks.

→ PCI-X Latency Timer

Sets the value to be programmed into PCI-X Latency Timer Register.

Options available: 32 PCI Bus Clocks/64 PCI Bus Clocks/96 PCI Bus Clocks/128 PCI Bus Clocks/160 PCI Bus Clocks/192 PCI Bus Clocks/224 PCI Bus Clocks/248 PCI Bus Cloc

Default setting is 64 PCI Bus Clocks.

VGA Palette Snoop

Enable/Disable VGA Palette Registers Snooping.

Options available: Enabled/Disabled. Default setting is Disabled.

→ PERR#/SERR# Generation

Enable/Disable PCI Device to Generate PERR#/SERR#.

Options available: Enabled/Disabled. Default setting is Disabled.

Above 4G Decoding

Enable/Disable 64-bit capable Devices to be decoded in Above 4G Address Space (Only if System Supports 64 bit PCI Decoding).


Options available: Enabled/Disabled. Default setting is Enabled.

SR-IOV Support

If the system has SR-IOV capable PCIe devices, this item Enable/Disable Single Root IO Virtualization Support.

Options available: Enabled/Disabled. Default setting is **Disabled**.

5-2-10 Network Stack



Network stack

Enable/Disable the UEFI network stack.

Options available: Enabled/DIsabled. Default setting is Enabled.

→ Ipv4 PXE Support^(Note)

Enable/Disable the Ipv4 PXE feature.

Options available: Enabled/DIsabled. Default setting is **Enabled**.

→ Ipv4 HTTP Support^(Note)

Enable/Disable the Ipv4 HTTP feature.

Options available: Enabled/DIsabled. Default setting is Disabled.

→ Ipv6 PXE Support^(Note)

Enable/Disable the Ipv6 PXE feature.

Options available: Enabled/DIsabled. Default setting is Disabled.

→ Ipv6 HTTP Support^(Note)

Enable/Disable the Ipv6 HTTP feature.

Options available: Enabled/DIsabled. Default setting is Disabled.

→ Ipv6 Configuration Policy^(Note)

Sets the IP6 Configuration Policy.

Options available: Automatic/Manual. Default setting is Manual.


→ PXE boot wait time^(Note)

Press the <+> / <-> keys to increase or decrease the desired values.

→ Media detect count^(Note)

Press the <+> / <-> kevs to increase or decrease the desired values.

5-2-11 CSM Configuration





- Compatibility Support Module Configuration
- □ CSM Support^(Note)

Enable/Disable the Compatibility Support Module (CSM) support. Options available: Enabled/Disabled. Default setting is **Disabled**.

 ☐ CSM16 Module Version

Displays the CSM module version information.

Please note that this item is visible when CSM Support is set to Enabled.

→ GateA20 Active

When set to Upon Request, GA20 can be disabled using BIOS services. When set to Always, GA20 cannot be disabled; this option is useful when any RT code is executed above 1MB.

Options available: Upon Request/Always. Default setting is Upon Request.

Please note that this item is configurable when CSM Support is set to Enabled.

→ INT19 Trap Response

Configures BIOS reaction on INT19 trapping by Option ROM. When set to Immediate, the system executes the trap right away. When set to Postponed, the system executes the trap during legacy boot. Options available: Immediate/Postponed. Default setting is Immediate.

Please note that this item is configurable when CSM Support is set to Enabled.

Boot option filter

Controls the Legacy/UEFI ROMs priority.

Options available: UEFI and Legacy/Legacy only/UEFI. Default setting is **UEFI and Legacy**.

Please note that this item is configurable when CSM Support is set to Enabled.

→ Option ROM execution

→ Network

Controls the execution of UEFI and Legacy PXE Option ROM.

Options available: Do not launch/UEFI/Legacy. Default setting is UEFI.

Please note that this item is configurable when CSM Support is set to Enabled.

Storage

Controls the execution of UEFI and Legacy Storage Option ROM.

Options available: Do not launch/UEFI/Legacy. Default setting is UEFI.

Please note that this item is configurable when CSM Support is set to Enabled.

→ Video

Controls the execution of UEFI and Legacy Video Option ROM.

Options available: Do not launch/UEFI/Legacy. Default setting is UEFI.

Please note that this item is configurable when CSM Support is set to Enabled.

Other PCI devices

Determines Option ROM execution policy for devices other than Network, Storage, or Video.

Options available: Do not launch/UEFI/Legacy. Default setting is UEFI.

Please note that this item is configurable when CSM Support is set to Enabled.

5-2-12 Trusted Computing



- ☐ Configuration
- Security Device Support

Enable/Disable the TPM support feature.

Options available: Enable/Disable. Default setting is **Disable**.

 ☐ Current Status Information

Displays current TPM status information.

5-2-13 NVMe Configuration



Displays the NVMe devices connected to the system.

5-3 AMD CBS Menu

AMD CBS menu displays submenu options for configuring the CPU-related information that the BIOS automatically sets. Select a submenu item, then press [Enter] to access the related submenu screen.



5-3-1 Zen Common Options



Enable/disable the Core Performance Boost.

Options available: Disabled/Auto. Default setting is **Auto**.

→ Global C-state Control


Controls the IO based C-state generation and DF C-states.

Options available: Disabled/Enabled/Auto. Default setting is Auto.

 ☐ Core/Thread Enablement

Press [Enter] for configuration of advanced items.

5-3-1-1 Core/Thread Enablement







Displays the Core/Thread Enablement information.

→ Disagree

Disagrees with the Core/Thread Enablement settings.

→ Agree

Agrees with the Core/Thread Enablement settings.

Downcore control

Sets the number of cores to be used. Once this option has been used to remove any cores, a POWER CYCLE is required in order for future selections to take effect.

Options available: Two (1+1) / Two (2+0) / Three (3+0) / Four (2+2) / Four (4+0) / Six (3+3) / Auto. Default setting is **Auto**.

5-3-2 DF Common Options



→ DF Common Options

Controls fabric level memory interleaving (AUTO, none, channel, die, socket). Note that channel, die, and socket options have requirements on memory populations and it will be ignored if the memory doesn't support the selected option.

Options available: None/Channel/Die/Socket/Auto. Default setting is Auto.

Memory interleaving size

Controls the memory interleaving size. The valid value are AUTO, 256 bytes, 512 bytes, 1Kbytes or 2Kbytes. This determines the starting address of the interleave (bit 8, 9, 10 or 11).

Options available: 256 Bytes/512 Bytes/1 KB/2KB/Aut. Default setting is Auto.

5-3-3 UMC Common Options



- □ UMC Common Options
- → DDR4 Common Options

Press [Enter] for configuration of advanced items.

→ DRAM Memory Mapping

Press [Enter] for configuration of advanced items.

5-3-3-1 DDR4 Common Options



- **ு** DDR4 Common Options
- ☐ Enforce POR

Press [Enter] to configure the enforce POR.

 ☐ Common RAS

Press [Enter] to configure the common RAS.

→ Security

Press [Enter] to configure the security.

5-3-3-1-1 Enforce POR







☐ Enforce POR

Enables enforcement of Plan Of Record (POR) restrictions for DDR4 frequency and voltage programming. Memory speeds will be capped at Intel guidelines.

WARNING - DAMAGE CAUSED BY USE OF YOUR AMD PROCESSOR OUTSIDE OF SPECIFICATION OR IN EXCESS OF FACTORY SETTINGS ARE NOT COVERED UNDER YOUR AMD PRODUCT WARRANTY AND MAY NOT BE COVERED BY YOUR SYSTEM MANUFACTURER'S WARRANTY.

→ I Decline

Declines enabling Enforce POR.

□ I Accept

Accepts enabling Enforce POR.


→ Overclock

Configures the memory overclock settings.

Options available: Auto/Enabled. Default setting is Auto.

5-3-3-1-2 Common RAS





- ☐ Common RAS
- → DRAM ECC Symbol Size

Configures the DRAM ECC Symbol Size. (x4/x8) - EMC_CH::EccCtrl[ECCsymbolSize]. Options available: x4/x8/Auto. Default setting is **Auto**.

→ DRAM ECC Enable

Enable/disable DRAM ECC. When set to Auto, it will set ECC to enable.

Options available: Disabled/Enabled/Auto. Default setting is Auto.

5-3-3-1-3 Security



Security

→ TSME

Transparent SME: AddrTweakEn = 1; ForceEncrEn = 1; DataEncrEn= 0. Options available: Enabled/Disabled/Auto. Default setting is **Auto**.

□ Data Scramble

Data scrambling: DataScrambleEn.

Options available: Enabled/Disabled/Auto. Default setting is Auto.

5-3-3-2 DRAM Memory Mapping



DRAM Memory Mapping

Chipselect Interleaving

Interleave memory blocks across the DRAM chip selects for CPU 0. Options available: Disabled/Auto. Default setting is **Auto**.

→ BankGroupSwap

Configures the BankGroupSwap. BankGroupSwap (BGS) is a new memory mapping option in AGESA that alters how applications get assigned to physical locations within the memory modules. When this option sets to Auto, it is null: No help string.

Options available: Enabled/Disabled/Auto. Default setting is Auto.

5-3-4 NBIO Common Options



- → NBIO Common Options
- → NB Configuration

Press [Enter] to configure the NB configuration.


Determinism Slider

Auto = Use default performance determinism settings.

Options available: Auto/Power/Performance. Default setting is **Auto**.

Auto = Use the fused cTDP; Manual = User can set customized cTDP. Options available: Manual/Auto. Default setting is **Auto**.

5-3-5 FCH Common Options



- **☞ FCH Common Options**

Press [Enter] to configure the AC loss control.

5-3-5-1 AC Power Loss Options



- → AC Power Loss Options
- → AC Loss Control

Selects the AC Loss Control method.

Options available: Always Off/Always On/Reserved/Previous. Default setting is Always Off.

5-4 Chipset Setup Menu

Chipset Setup menu displays submenu options for configuring the function of the North Bridge. Select a submenu item, then press [Enter] to access the related submenu screen.



→ SMT Mode

Enables imultaneous multithreading (SMT). Off=1T single-thread; Auto=2T two-thread if capable. Options available: Off/Auto. Default setting is **Auto**.

PCle Link Training Type

Debugges the PCIe link training issue in 1 or 2 steps.

Options available: 1 Step/2 Step. Default setting is 2 Step.

Onboard LAN Controller

Enable/Disable LAN controller.


Options available: Enabled/Disabled. Default setting is Enabled.

North Bridge

Press [Enter] for configuration of advanced items.

Press [Enter] for configuration of advanced items.

5-4-1 North Bridge



- → North Bridge Configuration
- → Memory Information
- ☐ Total Memory

Displays the total memory information.

Press [Enter] to configure the north bridge memory.

→ CPU 0 Information


Press [Enter] to view information related to CPU 0.


5-4-1-1 Memory Configuration



This option allows user to select different memory clock. Default value is 800 Mhz. Options available: Auto/1333MHz/1600MHz/1866MHz/2133MHz/2400MHz. Default setting is **Auto**.

5-4-1-2 CPU 0 Information





□ CPU 0 Information

Displays the Information related to CPU 0.

5-4-2 Error Management



- → Platform First Error Handling

Enable/Disable PFEH.

Options available: Enabled/Disabled. Default setting is Enabled.

→ MCA Error Threshold Count

MCA Error Threshold Count. 0 - Disable Error.

Options available: 0/1/5/10/100/1000. Default setting is 10.

- DRAM Address/Command Parity With Replay
- → RCD Parity

Enable/disable Registering Clock Driver (RCD) Parity (RDimmParEn).

Options available: Enabled/Disabled. Default setting is Enabled.

DRAM Address Command Parity Retry

Enable/disable DRAM Address Command Parity Retry.

Options available: Enabled/Disabled. Default setting is Disabled.

- → DRAM Write Data CRC with Retry
- Write CRC Enable

If CRC is enabled, the memory is expecting CRC to be sent with the write data.

Options available: Enabled/Disabled. Default setting is **Disabled**.

5-5 Server Management Menu



FRB-2 Timer (Note)

Enable/Disable FRB-2 timer (POST timer).

Options available: Enabled/Disabled. Default setting is Disabled.

→ FRB-2 Timer timeout

Configure the FRB2 Timer timeout.

Options available: 3 minutes/4 minutes/5 minutes/6 minutes. Default setting is 6 minutes.

Please note that this item is configurable when FRB-2 Timer is set to Enabled.

→ FRB-2 Timer Policy

Configure the FRB2 Timer policy.

Options available: Do Nothing/Reset/Power Down. Default setting is Do Nothing.

Please note that this item is configurable when FRB-2 Timer is set to Enabled.

OS Watchdog Timer (Note)

Enable/Disable OS Watchdog Timer function.

Options available: Enabled/Disabled. Default setting is Disabled.

OS Wtd Timer Timeout

Configure OS Watchdog Timer.

Options available: 5 minutes/10 minutes/15 minutes/20 minutes. Default setting is 10 minutes.

Please note that this item is configurable when OS Watchdog Timer is set to Enabled.

OS Wtd Timer Policy

Configure OS Watchdog Timer Policy.

Options available: Reset/Do Nothing/Power Down. Default setting is Reset.

Please note that this item is configurable when OS Watchdog Timer is set to Enabled.

☐ System Event Log

Press [Enter] for configuration of advanced items.

→ View FRU Information

Press [Enter] to view the advanced items.


→ BMC network configuration

Press [Enter] for configuration of advanced items.

□ IPv6 BMC Network Configuration

Press [Enter] for configuration of advanced items.

5-5-1 System Event Log



□ SEL Components

Change this item to enable or disable all features of System Event Logging during boot. Options available: Enabled/Disabled. Default setting is **Enabled**.

Erasing Settings

☐ Erasing SEL

Choose options for erasing SEL.

Options available: No/Yes, On next reset/Yes, On every reset. Default setting is No.

When SEL is Full

Choose options for reactions to a full SEL.

Options available: Do Nothing/Erase Immediately. Default setting is **Do Nothing**.

Custom EFI Logging Options

Log EFI Status Codes


Enable/Disable the logging of EFI Status Codes (if not already converted to legacy).

Options available: Disabled/Both/Error code/Progress code. Default setting is **Error code**.

NOTE: All values changed here do not take effect until computer is restarted.


5-5-2 View FRU Information

The FRU page is a simple display page for basic system ID information, as well as System product information. Items on this window are non-configurable.



5-5-3 BMC Network Configuration





□ Select NCSI and Dedicated LAN

Selects to configure LAN channel parameters statically or dynamically (by BIOS or BMC). Do nothing option will not modify any BMC network parameters during BIOS phase. If you select Mode1, Mode2, or Mode3 option, it will request you complete the network configurations.

Options available: Do Nothing/Mode1 (Dedicated)/Mode2(NSCI)/Mode3 (Failover). Default setting is **Do Nothing**.

□ Lan Channel 1

☐ Configuration Address source

Select to configure LAN channel parameters statically or dynamically (DHCP). Unspecified option will not modify any BMC network parameters during BIOS phase.

Options available: Unspecified/Static/DynamicBmcDhcp. Default setting is **Unspecified**.

→ Station IP address

Displays IP Address information.

Displays Subnet Mask information.

Please note that the IP address must be in three digitals, for example, 192.168.000.001.

→ Router IP address

Displays the Router IP Address information.


Displays the MAC Address information.

☞ Real-time synchronize BMC network parameter values

Press [Enter] to synchronize the BMC network parameter values.

5-5-4 IPv6 BMC Network Configuration





- → IPv6 BMC Lan Channel 1
- → IPv6 BMC Lan Option^(Note)

Enable/Disable IPv6 BMC LAN channel function. When this item is disabled, the system will not modify any BMC network during BIOS phase.

Options available: Enable/Disable. Default setting is Disable.

☐ IPv6 BMC Lan IP Address Source

Select to configure LAN channel parameters statically or dynamically (by BIOS or BMC). Options available: Unspecified/Static/Dynamic-Obtained by BMC running DHCP. Default setting is **Dynamic-Obtained by BMC running DHCP**.

Please note that this item is configurable when IPv6 BMC Lan Option is set to Enable.

□ IPv6 BMC Lan IP Address/Prefix Length

Check if the IPv6 BMC LAN IP address matches those displayed on the screen. Please note that this item is configurable when IPv6 BMC Lan Option is set to Enable.

5-6 Security Menu

The Security menu allows you to safeguard and protect the system from unauthorized use by setting up access passwords.



There are two types of passwords that you can set:

· Administrator Password

Entering this password will allow the user to access and change all settings in the Setup Utility.

User Password

Entering this password will restrict a user's access to the Setup menus. To enable or disable this field, a Administrator Password must first be set. A user can only access and modify the System Time. System Date, and Set User Password fields.

Administrator Password

Press [Enter] to configure the administrator password.

→ User Password

Press [Enter] to configure the user password.

Press [Enter] for configuration of advanced items.

5-6-1 Secure Boot





System Mode

Displays the system is in User mode or Setup mode.

Secure Boot

Displays the Secure Boot function is actived or not actived.

Vendor Keys

Displays the Vendor Keys function is actived or not actived.

Attempt Secure Boot

Secure Boot activated when Platform Key (PK) is enrolled, System mode is User/Deployed, and CSM function is disabled.

When this option is set to **Enabled**, an "Platform in Setup Mode!" message will prompt to request reenroll Platform Key (PK).

Options available: Enabled/Disabled. Default setting is Disabled.

→ Secure Boot Mode^(Note)

Secure Boot requires all the applications that are running during the booting process to be pre-signed with valid digital certificates. This way, the system knows all the files being loaded before Windows loads and gets to the login screen have not been tampered with.

When set to Standard, it will automatically load the Secure Boot keys form the BIOS databases.

When set to Custom, you can customize the Secure Boot settings and manually load its keys from the BIOS database.

Options available: Standard/Custom. Default setting is Custom.

Key Management

Press [Enter] for configuration of advanced items.

Please note that this item is configurable when Secure Boot Mode is set to Custom.

5-6-1-1 Key Management



Provision Factory Defaults

Allows to provision factory default Secure Boot keys when system is in Setup Mode.

Options available: Enabled/Disabled. Default setting is Disabled.

Install Factory Default Keys

Installs all factory default keys. It will force the system in User Mode.

Options available: Yes/No.

Enroll Efi Image

Press [Enter] to enroll SHA256 hash of the binary into Authorized Signature Database (DB).

Press [Enter] to save all Secure Boot Keys and Key variables.

Secure Boot variable

Displays the current status of the variables used for secure boot.

Platform Key (PK)

Displays the current status of the Platform Key (PK).

Press [Enter] to configure a new PK.

Options available: Set New.

Key Exchange Keys (KEK)

Displays the current status of the Key Exchange Key Database (KEK).

Press [Enter] to configure a new KEK or load additional KEK from storage devices.

Options available: Set New/Append.

Authorized Signatures (DB)

Displays the current status of the Authorized Signature Database.

Press [Enter] to configure a new DB or load additional DB from storage devices.

Options available: Set New/Append.

→ Forbidden Signatures (DBX)

Displays the current status of the Forbidden Signature Database.

Press [Enter] to configure a new dbx or load additional dbx from storage devices.

Options available: Set New/Append.

Authorized TimeStamps (DBT)

Displays the current status of the Authorized TimeStamps Database.

Press [Enter] to configure a new DBT or load additional DBT from storage devices.

Options available: Set New/Append.

OsRecovery Signatures

Displays the current status of the OsRecovery Signature Database.

Press [Enter] to configure a new OsRecovery Signature or load additional OsRecovery Signature from storage devices.

Options available: Set New/Append.

5-7 Boot Menu

The Boot menu allows you to set the drive priority during system boot-up. BIOS setup will display an error message if the legacy drive(s) specified is not bootable.



→ Boot Configuration

Setup Prompt Timeout

Number of seconds to wait for setup activation key. 65535 (0xFFFF) means indefinite waiting. Press the numeric keys to input the desired values.

Bootup NumLock State

Enable/Disable the Bootup NumLock function.

Options available: On/Off. Default setting is On.

Full Screen LOGO Show

Enable/Disable the Full Screen Logo Show option.

Options available: Enabled/Disabled. Default setting is Enabled.

○ New Boot Option Policy

Controls the placement of newly detected UEFI boot options.

Options available: Default/Place First/Place Last. Default setting is Default.

Boot mode select

Selects the boot mode.

Options available: LEGACY/UEFI. Default setting is UEFI.

☞ FIXED BOOT ORDER Priorities

→ Boot Option #1/#2/#3/#4/#5

Press [Enter] to configure the boot priority.

By default, the server searches for boot devices in the following secquence:

- Hard disk drive.
- 2. CD-COM/DVD drive.
- 3. USB device.
- 4. Network device.
- 5 UFFI device

→ UEFI Network Drive BBS Priorities

Press [Enter] to configure the boot priority.

□ UEFI Application Boot Priorities

Press [Enter] to configure the boot priority.

5-7-1 UEFI NETWORK Drive BBS Priorities

The UEFI network drive BBS priorities submenu allows you to specify the boot device priority from the available UEFI network drives during system boot-up. BIOS setup will display an error message if the legacy drive(s) specified is not bootable.




5-7-2 UEFI Application Boot Priorities

The UEFI application boot priorities submenu allows you to specify the boot device priority from the available UEFI applications during system boot-up. BIOS setup will display an error message if the legacy drive(s) specified is not bootable.



5-8 Save & Exit Menu

The Exit menu displays the various options to quit from the BIOS setup. Highlight any of the exit options then press **Enter**.



Save Options

Save Changes and Exit

Saves changes made and closes the BIOS setup.

Options available: Yes/No.

Discard Changes and Exit

Discards changes made and exits the BIOS setup.

Options available: Yes/No.

Save Changes

Saves changes made in the BIOS setup.

Options available: Yes/No.

Default Options

Restore Defaults

Loads the default settings for all BIOS setup parameters. Setup Defaults are quite demanding in terms of resources consumption. If you are using low-speed memory chips or other kinds of low-performance components and you choose to load these settings, the system might not function properly.

Options available: Yes/No.

→ Boot Override

Press [Enter] to configure the device as the boot-up drive.

5-9 ABL POST Codes

5-9-1 StartProcessorTestPoints

Entry used for range testing for @b Processor related TPs	Entry used for range testing for @b Processor related TPs	0xE000
---	---	--------

5-9-2 Memory test points

o = memory toot permo	
Memory structure initialization (Public interface)	0xE001
SPD Data processing (Public interface)	0xE002
Memory configuration (Public interface) Phase 1	0xE003
DRAM initialization	0xE004
ProcMemSPDChecking	0xE005
ProcMemModeChecking	0xE006
Speed and TCL configuration	0xE007
ProcMemSpdTiming	0xE008
ProcMemDramMapping	0xE009
ProcMemPlatformSpecificConfig	0xE00A
ProcMemPhyCompensation	0xE00B
ProcMemStartDcts	0xE00C
ProcMemBeforeDramInit (Public interface)	0xE00D
ProcMemPhyFenceTraining	0xE00E
ProcMemSynchronizeDcts	0xE00F
ProcMemSystemMemoryMapping	0xE010
ProcMemMtrrConfiguration	0xE011
ProcMemDramTraining	0xE012
ProcMemBeforeAnyTraining(Public interface)	0xE013

5-9-3 PMU Test Points

ABL Mem - PMU - Before PMU Firmware load	0xE014
ABL Mem - PMU - After PMU Firmware load	0xE015
ABL Mem - PMU Populate SRAM Timing	0xE016
ABL Mem - PMU Populate SRAM Config	0xE017
ABL Mem - PMU Write SRAM Msg Block	0xE018
ABL Mem - Wait for Phy Cal Complete	0xE019
ABL Mem - Phy Cal Complete	0xE01A
ABL Mem - PMU Start	0xE01B
ABL Mem - PMU Started	0xE01C
ABL Mem - PMU Waiting for Complete	0xE01D
ABL Mem - PMU Stage Dec Init	0xE01E
ABL Mem - PMU Stage Training Wr LvI	0xE01F
ABL Mem - PMU Stage Training Rx En	0xE020
ABL Mem - PMU Stage Training Rd Dqs	0xE021
ABL Mem - PMU Stage Traning Rd 2D	0xE022

BIOS Setup - 123 -

ABL Mem - PMU Stage Training Wr 2D	0xE023
ABL Mem - PMU Queue Empty	0xE024
ABL Mem - PMU US message Start	0xE025
ABL Mem - PMU US message End	0xE026
ABL Mem - PMU Complete	0xE027
ABL Mem - PMU - After PMU Training	0xE028
ABL Mem - PMU - Before Disable PMU	0xE029

5-9-4 Original Post Code

ProcMemTransmitDqsTraining	0xE02A
ABL Mem - Start write sweep	0xE02B
ABL Mem - Set Transmit DQ delay	0xE02C
ABL Mem - Write test pattern	0xE02D
ABL Mem - Read Test pattern	0xE02E
ABL Mem - Compare Test pattern	0xE02F
ABL Mem - Update results	0xE030
ABL Mem - Start Find passing window	0xE031
ABL Mem - ProcMemMaxRdLatencyTraining	0xE032
ABL Mem - Start sweep	0xE033
ABL Mem - Set delay	0xE034
ABL Mem - Write test pattern	0xE035
ABL Mem - Read Test pattern	0xE036
ABL Mem - Compare Test pattern	0xE037
ABL Mem - Online Spare init	0xE038
ABL Mem - Chip select Interleave Init	0xE039
ABL Mem - Node Interleave Init	0xE03A
ABL Mem - Channel Interleave Init	0xE03B
ABL Mem - ECC initialization	0xE03C
ABL Mem - Platform Specific Init	0xE03D
ABL Mem - Before callout for "AgesaReadSpd"	0xE03E
ABL Mem - After callout for "AgesaReadSpd"	0xE03F
ABL Mem - Before optional callout "AgesaHookBeforeDramInit"	0xE040
ABL Mem - After optional callout "AgesaHookBeforeDramInit"	0xE041
ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"	0xE042
ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"	0xE043
ABL Mem - Before optional callout "AgesaHookBeforeDramInit"	0xE044
ABL Mem - After optional callout "AgesaHookBeforeDramInit"	0xE045
ABL Mem - After MemDataInit	0xE046
ABL Mem - Before InitializeMCT	0xE047
ABL Mem - Before LV DDR3	0xE048
ABL Mem - Before InitMCT	0xE049

ABL Mem - Before OtherTiming	0xE04A
ABL Mem - Before UMAMemTyping	0xE04B
ABL Mem - Before SetDqsEccTmgs	0xE04C
ABL Mem - Before MemClr	0xE04D
ABL Mem - Before On DIMM Thermal	0xE04E
ABL Mem - Before DMI	0xE04F
ABL MEM - End of phase 3 memory code	0xE050

5-9-5 CPU test points

Entry point CPU init after training	0xE051
Exit point CPU init after training	0xE052
Entry point CPU APOB CCX map init	0xE053
Exit point CPU APOB CCX map init	0xE054
Entry point CPU Optimized boot init	0xE055
Exit point CPU Optimized boot init	0xE056
Entry point CPU APOB EDC info init	0xE057
Exit point CPU APOB EDC info init	0xE058

5-9-6 Topology test points

P	rocTopologyEntry	0xE071
P	rocTopologyDone	0xE07C

5-9-7 Extended memory test point

ProcMemSendMRS2	0xE080
Sedding MRS3	0xE081
Sending MRS1	0xE082
Sending MRS0	0xE083
Continuous Pattern Read	0xE084
Continuous Pattern Write	0xE085
Mem: 2d RdDqs Training begin	0xE086
Mem: Before optional callout to platform BIOS to change External	0xE087
Vref during 2d Training	
Mem: After optional callout to platform BIOS to change External	0xE088
Vref during 2d Training	
Configure DCT For General use begin	0xE089
Configure DCT For training begin	0xE08A
Configure DCT For Non-Explicit	0xE08B
Configure to Sync channels	0xE08C
Allocate C6 Storage	0xE08D
Before LV DDR4	0xE08E
Before LV DDR3	0xE08F

BIOS Setup

5-9-8 Gnb Earlier init

TD0: 00	0.5000
TP0x90	0xE090
GNB earlier interface	0xE091
GNB internal debug code	0xE092
GNB internal debug code	0xE093
GNB internal debug code	0xE094
GNB internal debug code	0xE095
GNB internal debug code	0xE096
GNB internal debug code	0xE097
GNB internal debug code	0xE098
GNB internal debug code	0xE099
GNB internal debug code	0xE09A
GNB internal debug code	0xE09B
GNB internal debug code	0xE09C
GNB internal debug code	0xE09D
GNB internal debug code	0xE09E
GNB internal debug code	0xE09F
TP0xA0	0xE0A0
GNB internal debug code	0xE0A1
GNB internal debug code	0xE0A2
GNB internal debug code	0xE0A3
GNB internal debug code	0xE0A4
GNB internal debug code	0xE0A5
GNB internal debug code	0xE0A6
GNB internal debug code	0xE0A7
GNB internal debug code	0xE0A8
GNB internal debug code	0xE0A9
GNB internal debug code	0xE0AA
GNB internal debug code	0xE0AB
GNB internal debug code	0xE0AC
GNB internal debug code	0xE0AD
GNB internal debug code	0xE0AE
GNB internal debug code	0xE0AF
Abl1Begin	0xE0B0
ABL 1 Initialization	0xE0B1
ABL 1 DF Early	0xE0B2
ABL 1 DF Pre Training	0xE0B3
ABL 1 Debug Synchronization	0xE0B4
ABL 1 Error Detected	0xE0B5
ABL 1 Global memory error detected	0xE0B6
ABL 1 End	0xE0B7
	V

ABL 2 Begin	0xE0B8
ABL 2 Initialization	0xE0B9
ABL 2 After Training	0xE0BA
ABL 2 Debug Synchronization	0xE0BB
ABL 2 Error detected	0xE0BC
ABL 2 Global memory error detected	0xE0BD
ABL 2 End	0xE0BE
ABL 3 Begin	0xE0BF
ABL 3 Initialziation	0xE0C0
ABL 3 GMI/xGMI Initialization Stage 1	0xB1C0
ABL 3 GMI/xGMI Initialization Stage 1 Warning	0xF1C0
ABL 3 GMI/xGMI Initialization Stage 2 Error	0xE2C0
ABL 3 GMI/xGMI Initialization Stage 2	0xB2C0
ABL 3 GMI/xGMI Initialization Stage 2 Warning	0xF2C0
ABL 3 GMI/xGMI Initialization Stage 2 Error	0xE3C0
ABL 3 GMI/xGMI Initialization Stage 3	0xB3C0
ABL 3 GMI/xGMI Initialization Stage 3 Warning	0xF3C0
ABL 3 GMI/xGMI Initialization Stage 3 Error	0xE4C0
ABL 3 GMI/xGMI Initialization Stage 4	0xB4C0
ABL 3 GMI/xGMI Initialization Stage 4 Warning	0xF4C0
ABL 3 GMI/xGMI Initialization Stage 4 Error	0xE5C0
ABL 3 GMI/xGMI Initialization Stage 5	0xB5C0
ABL 3 GMI/xGMI Initialization Stage 5 Warning	0xF5C0
ABL 3 GMI/xGMI Initialization Stage 5 Error	0xE6C0
ABL 3 GMI/xGMI Initialization Stage 6	0xB6C0
ABL 3 GMI/xGMI Initialization Stage 6 Warning	0xF6C0
ABL 3 GMI/xGMI Initialization Stage 6 Error	0xE7C0
ABL 3 GMI/xGMI Initialization Stage 7	0xE8C0
ABL 3 GMI/xGMI Initialization Stage 8	0xE9C0
ABL 3 GMI/xGMI Initialization Stage 9	0xF9C0
ABL 3 GMI/xGMI Initialization Stage 9 Error	0xEAC0
ABL 3 GMI/xGMI Initialization Stage 10	0xFAC0
ABL 3 GMI/xGMI Initialization Stage 10 Error	0xE0C1
Abl3ProgramUmcKeys	0xE0C2
ABL 3 DF Finial Initalization	0xE0C3
ABL 3 Execute Synchronization Function	0xE0C4
ABL 3 Debug Synchronization Function	0xE0C5
ABL 3 Error Detected	0xE0C6
ABL 3 Global memroy error detected	0xE0C7
ABL 4 Initialiation - cold boot	0xE0C8
ABL 4 Memory test - cold boot	0xE0C9

BIOS Setup - 127 -

ABL 4 APOB Initialzation - cold boot	0xE0CA
ABL 4 Finalize memory settings - cold boot	0xE0CB
ABL 4 CPU Initialize Optimized Boot - cold boot	0xE0CC
ABL 4 Gmi Pcie Training - cold boot	0xE0CD
ABL 4 Cold boot End	0xE0CE
ABL 4 Initialization - Resume boot	0xE0CF
ABL 4 Resume End	0xE0D0
ABL 4 End Cold/Resume boot	0xE0D1
ABL 2 memory initialization	0xE0D2
ABL 3 memory initialization	0xE0D3
ABL 3 End	0xE0D4
ABL 1 Enter Memory Flow	0xE0D5
Memorry flow memory clock synchronization	0xE0D6
IfAmdReadEventLogEntry	0xE0D7
Exiting from AmdReadEventLog	0xE0D8
Entry to AmdGetApicId	0xE0D9
Exiting from AmdGetApicId	0xE0DA
Entry to AmdGetPciAddress	0xE0DB
Exiting from AmdGetPciAddress	0xE0DC
Entry to AmdIdentifyCore	0xE0DD
TExiting from AmdIdentifyCore	0xE0DE
After IDS calls out to run code on an AP	0xE0DF
After IDS calls out to run code on an AP	0xE0E0
Before IDS calls out to get IDS data	0xE0E1
After IDS calls out to get IDS data	0xE0E2
Before the heap manager calls out to allocate a buffer	0xE0E3
After the heap manager calls out to allocate a buffer	0xE0E4
Before the heap manager calls out to deallocate a buffer	0xE0E5
After the heap manager calls out to deallocate a buffer	0xE0E6
Before the heap manager calls out to locate a buffer	0xE0E7
After the heap manager calls out to locate a buffer	0xE0E8
Memory flow P-State synchronization	0xE0E9
After the BSP calls out to run code on an AP	0xE0EA
Before the BSP calls out to run code on an AP	0xE0EB
After the BSP calls out to run code on an AP	0xE0EC
Before the S3 save code calls out to allocate a buffer	0xE0ED
After the S3 save code calls out to allocate a buffer	0xE0EE
Before the memory S3 save code calls out to allocate a buffer	0xE0EF
After the memory S3 save code calls out to allocate a buffer	0xE0F0
Before the memory code calls out to locate a buffer	0xE0F1
After the memory code calls out to locate a buffer	0xE0F2

Before the memory code calls out to locate a buffer	0xE0F3
After the memory code calls out to locate a buffer	0xE0F4
Before the memory code calls out to locate a buffer	0xE0F5
After the memory code calls out to locate a buffer	0xE0F6
Before the memory code calls out to locate a buffer	0xE0F7
After the memory code calls out to locate a buffer	0xE0F8
Ready to boot event	

5-9-9 PMU test points

Failed PMU training	0xE0F9
End of phase 1 memory code	0xE0FA
End of phase 2 memory code	0xE0FB

5-9-10 ABL0 test points

Abl0Begin	0xE0FC
ABL 0 End	0xE0FD

5-9-11 ABL5 test points

ABL 5 End	0xE100
sume boot	0xE101
ABL 6 End	0xE102
ABL 6 Initialization	0xE103
End of phase 1b memory code	0xE104
ABL 1b memory initialization	0xE105
ABL 6 Global memroy error detected	0xE106
ABL 1b Debug Synchronization Function	0xE107
ABL 4b Debug Synchronization Function	0xE108
AblbBegin	0xE109
Ab4bBegin	0xE10A
BSP encountered HMAC fail on APOB Header	0xE10B
ABL Eroor General ASSERT	0xE2A0
Unknown Error	0xE2A1
ABL Error Log Inig Error	0xE2A2
ABL Error for On DIMM thermal Heap allocation error	0xE2A3
ABL Error for memory test error	0xE2A4
ABL Error while executing memory test error	0xE2A5
ABL Error DDR Post Packge Repair Mem Auto Heap Alloc error	0xE2A6
ABL Error for DDR Post Package repair Apob Heap Alloc error	0xE2A7
ABL Error for DDR Post Package Repair No PPR Table Heap Aloc	0xE2A8
error	
ABL Error for Ecc Mem Auto Aloc Error error	0xE2A9
ABL Error for Soc Scan Heap Aloc error	0xE2AB

BIOS Setup - 129 -

ABL Error for Soc Scan No Die error	0xE2AC
ABL Error for Nb Tech Heap Aloc error	0xE2AD
ABL Error for No Nb Constructor error	0xE2AE
ABL Error for No Tech Constructor error	0xE2AE
ABL Error for ABL1b Auto Alocation error	0xE2B0
ABL Error for ABL1b No NB Constructor error	0xE2B1
ABL Error for ABL2 No Nb Constructor error	0xE2B2
ABL Error for ABL3 Auto Allocation error	0xE2B3
ABL Error for ABL3 No Nb Constructor error	0xE2B4
ABL Error for ABL1b General error	0xE2B5
ABL Error for ABL2 General error	0xE2B6
ABL Error for ABL3 General error	0xE2B7
ABL Error for Get Target Speed error	0xE2B8
ABL Error for Flow P1 Family Support error	0xE2B9
ABL Error for No Valid Ddr4 Dimms error	0xE2BA
ABL Error for No Dimm Present error	0xE2BB
ABL Error for Flow P2 Family Supprot error	0xE2BC
ABL Error for Heap Deallocation for PMU Sram Msg Block error	0xE2BD
ABL Error for DDR Recovery error	0xE2BE
ABL Error for RRW Test error	0xE2BF
ABL Error for On Die Thermal error	0xE2C1
ABL Error for Heap Allocation For Dct Struct Amd Ch Def structure	0xE2C2
error	
ABL Error for Heap Allocation for PMU SRAM Msg block error	0xE2C3
ABL Error for Heap Phy PLL lock Flure error	0xE2C4
ABL Error for Pmu Training error	0xE2C5
ABL Error for Failure to Load or Verify PMU FW error	0xE2C6
ABL Error for Allocate for PMU SRAM Msg Block No Init error	0xE2C7
ABL Error for Failure BIOS PMU FW Mismatch AGESA PMU FW	0xE2C8
version error	
ABL Error for Deallocate for PMU SRAM Msg Block error	0xE2CA
ABL Error for Module Type Mismatch RDIMM error	0xE2CB
ABL Error for Module type Mismatch LRDIMM error	0xE2CC
ABL Error for MEm Auto NVDIM error	0xE2CD
ABL Error for Unknowm Responce error	0xE2CE
ABL Error for Over Clock Error RRW Test Results Error	0xE2CF
ABL Error for Over Clock Error PMU Training Error	0xE2D0
ABL Error for ABL1 General Error	0xE2D1
ABL Error for ABL2 General Error	0xE2D2
ABL Error for ABL3 General Error	0xE2D3
ABL Error for ABL4 General Error	0xE2D4

ABL Error over clock Mem Other Error ABL Error over clock Mem Other Error ABL Error for ABL6 General Error ABL Error Event Log Error ABL Error FATAL ABL1 Log Error ABL Error FATAL ABL2 Log Error ABL Error FATAL ABL3 Log Error ABL Error FATAL ABL3 Log Error ABL Error FATAL ABL4 Log Error ABL Error FATAL ABL4 Log Error ABL Error Slave Sync function execution Error ABL Error Slave Sync communication with data set to master Error ABL Error Slave broadcast communication from master to slave Error ABL Error FATAL ABL6 Log Error ABL Error Slave Offline Error ABL Error Slave Offline Error ABL Error Slave Informs Master Error Info Error ABL Error FATAL ABL6 Log Error ABL Error For Heap Locate for PMU SRAM Msg Block Error ABL Error Fow P3 Family support Error ABL Error Flow P3 Family support Error OXE2EB ABL Error ABL5 Heap Allocation Error OXE2EB ABL Error MBIST Heap Allocation Error OXE2EC	ABL Error over clock Mem Other Error	***************************************
ABL Error for ABL6 General Error ABL Error Event Log Error ABL Error FATAL ABL1 Log Error ABL Error FATAL ABL2 Log Error ABL Error FATAL ABL3 Log Error ABL Error FATAL ABL3 Log Error ABL Error FATAL ABL4 Log Error ABL Error Slave Sync function execution Error ABL Error Slave Sync communication with data set to master Error ABL Error Slave broadcast communication from master to slave Error ABL Error FATAL ABL6 Log Error ABL Error FATAL ABL6 Log Error ABL Error Slave Offline Error ABL Error Slave Informs Master Error Info Error ABL Error FATAL ABL6 Log Error ABL Error Slave Informs Master Error Info Error OxE2E2 ABL Error Flow P3 Family support Error ABL Error ABL2 Auto Error ABL Error Abl 4 Gen Error ABL Error Abl 4 Gen Error OxE2EB ABL Error MBIST Heap Allocation Error OxE2EC		
ABL Error Event Log Error ABL Error FATAL ABL1 Log Error ABL Error FATAL ABL2 Log Error ABL Error FATAL ABL3 Log Error ABL Error FATAL ABL3 Log Error ABL Error FATAL ABL4 Log Error ABL Error Slave Sync function execution Error ABL Error Slave Sync communication with data set to master Error ABL Error Slave broadcast communication from master to slave Error ABL Error FATAL ABL6 Log Error ABL Error FATAL ABL6 Log Error ABL Error Slave Offline Error ABL Error Slave Offline Error ABL Error Slave Informs Master Error Info Error ABL Error FATAL ABL6 Log Error ABL Error FATAL ABL6 Log Error ABL Error Slave Informs Master Error Info Error ABL Error FATAL ABL6 Log Error ABL Error FATAL ABL6 Log Error ABL Error Slave Informs Master Error Info Error OxE2E2 ABL Error FIOW P3 Family support Error ABL Error ABL2 Auto Error ABL Error ABL4 Gen Error OxE2E5 ABL Error ABL5 Heap Allocation Error OxE2EB ABL Error MBIST Heap Allocation Error OxE2EC	ABL Error for ABL 6 General Error	****
ABL Error FATAL ABL1 Log Error ABL Error FATAL ABL2 Log Error ABL Error FATAL ABL3 Log Error ABL Error FATAL ABL3 Log Error ABL Error FATAL ABL4 Log Error ABL Error Slave Sync function execution Error ABL Error Slave Sync communication with data set to master Error ABL Error Slave broadcast communication from master to slave Error ABL Error FATAL ABL6 Log Error ABL Error FATAL ABL6 Log Error ABL Error Slave Offline Error ABL Error Slave Informs Master Error Info Error ABL Error FATAL ABL6 Log Error ABL Error Folwe Informs Master Error Info Error ABL Error Folwe P3 Family support Error ABL Error Flow P3 Family support Error ABL Error Abl 4 Gen Error ABL Error MBIST Heap Allocation Error 0xE2EC		
ABL Error FATAL ABL2 Log Error ABL Error FATAL ABL3 Log Error ABL Error FATAL ABL4 Log Error ABL Error Slave Sync function execution Error ABL Error Slave Sync communication with data set to master Error ABL Error Slave broadcast communication from master to slave Error ABL Error Slave broadcast communication from master to slave Error ABL Error FATAL ABL6 Log Error ABL Error Slave Offline Error ABL Error Slave Informs Master Error Info Error ABL Error Fatal ABL2 Auto Error ABL Error Fatal ABL2 Auto Error ABL Error Flow P3 Family support Error ABL Error Abl 4 Gen Error ABL Error MBIST Heap Allocation Error 0xE2EC	· · · · · · · · · · · · · · · · · · ·	
ABL Error FATAL ABL3 Log Error ABL Error FATAL ABL4 Log Error ABL Error Slave Sync function execution Error ABL Error Slave Sync communication with data set to master Error ABL Error Slave broadcast communication from master to slave Error ABL Error FATAL ABL6 Log Error ABL Error Slave Offline Error ABL Error Slave Offline Error ABL Error Slave Informs Master Error Info Error ABL Error FATAL ABL6 Log Error ABL Error FATAL ABL6 Log Error ABL Error Slave Offline Error ABL Error Slave Informs Master Error Info Error ABL Error Flow P3 Family support Error ABL Error ABL2 Auto Error ABL Error Flow P3 Family support Error ABL Error Abl4 Gen Error ABL Error Abl4 Gen Error ABL Error Abl5 Heap Allocation Error OxE2EB ABL Error MBIST Heap Allocation Error OxE2EC	· · · · · · · · · · · · · · · · · · ·	
ABL Error FATAL ABL4 Log Error ABL Error Slave Sync function execution Error ABL Error Slave Sync communication with data set to master Error ABL Error Slave broadcast communication from master to slave Error ABL Error FATAL ABL6 Log Error ABL Error Slave Offline Error ABL Error Slave Offline Error ABL Error Slave Informs Master Error Info Error ABL Error FATAL ABL6 Log Error ABL Error FATAL ABL6 Log Error ABL Error Slave Offline Error ABL Error Slave Informs Master Error Info Error ABL Error Flow Pap Locate for PMU SRAM Msg Block Error ABL Error ABL2 Auto Error ABL Error Flow Pap Family support Error ABL Error Abl 4 Gen Error ABL Error MBIST Heap Allocation Error 0xE2EB ABL Error MBIST Heap Allocation Error 0xE2EC	· · · · · · · · · · · · · · · · · · ·	***************************************
ABL Error Slave Sync function execution Error ABL Error Slave Sync communication with data set to master Error ABL Error Slave broadcast communication from master to slave Error ABL Error FATAL ABL6 Log Error ABL Error Slave Offline Error ABL Error Slave Informs Master Error Info Error ABL Error Fror Heap Locate for PMU SRAM Msg Block Error ABL Error Flow P3 Family support Error ABL Error ABL 4 Gen Error OxE2E4 ABL Error ABL 4 Gen Error ABL Error MBIST Heap Allocation Error OxE2E5 ABL Error MBIST Heap Allocation Error OxE2E6		
ABL Error Slave Sync communication with data set to master Error ABL Error Slave broadcast communication from master to slave Error ABL Error FATAL ABL6 Log Error ABL Error Slave Offline Error ABL Error Slave Informs Master Error Info Error ABL Error Error Heap Locate for PMU SRAM Msg Block Error ABL Error ABL2 Auto Error ABL Error Flow P3 Family support Error ABL Error Abl 4 Gen Error ABL Error MBIST Heap Allocation Error 0xE2EB ABL Error MBIST Heap Allocation Error 0xE2EC		
ABL Error Slave broadcast communication from master to slave Error ABL Error FATAL ABL6 Log Error ABL Error Slave Offline Error ABL Error Slave Informs Master Error Info Error ABL Error Error Heap Locate for PMU SRAM Msg Block Error ABL Error ABL2 Auto Error ABL Error Flow P3 Family support Error ABL Error Abl4 Gen Error ABL Error MBIST Heap Allocation Error OxE2EB ABL Error MBIST Heap Allocation Error OxE2EC	· · · · · · · · · · · · · · · · · · ·	
Error ABL Error FATAL ABL6 Log Error ABL Error Slave Offline Error ABL Error Slave Informs Master Error Info Error ABL Error Faror Heap Locate for PMU SRAM Msg Block Error ABL Error ABL2 Auto Error ABL Error Flow P3 Family support Error ABL Error Abl 4 Gen Error ABL Error MBIST Heap Allocation Error OxE2EB ABL Error MBIST Heap Allocation Error OxE2EC		
ABL Error Slave Offline Error ABL Error Slave Informs Master Error Info Error ABL Error Error Heap Locate for PMU SRAM Msg Block Error ABL Error ABL 2 Auto Error ABL Error Flow P3 Family support Error ABL Error Abl 4 Gen Error ABL Error MBIST Heap Allocation Error 0xE2E5 ABL Error MBIST Heap Allocation Error 0xE2EC		UXLZDI
ABL Error Slave Informs Master Error Info Error ABL Error Error Heap Locate for PMU SRAM Msg Block Error OxE2E3 ABL Error ABL2 Auto Error OxE2E4 ABL Error Flow P3 Family support Error OxE2E5 ABL Error Abl 4 Gen Error OxE2EB ABL Error MBIST Heap Allocation Error OxE2EC	ABL Error FATAL ABL6 Log Error	0xE2E0
ABL Error Error Heap Locate for PMU SRAM Msg Block Error OxE2E3 ABL Error ABL2 Auto Error ABL Error Flow P3 Family support Error OxE2E5 ABL Error Abl 4 Gen Error OxE2EB ABL Error MBIST Heap Allocation Error OxE2EC	ABL Error Slave Offline Error	0xE2E1
ABL Error ABL2 Auto Error 0xE2E4 ABL Error Flow P3 Family support Error 0xE2E5 ABL Error Abl 4 Gen Error 0xE2EB ABL Error MBIST Heap Allocation Error 0xE2EC	ABL Error Slave Informs Master Error Info Error	0xE2E2
ABL Error Flow P3 Family support Error ABL Error Abl 4 Gen Error OxE2E5 ABL Error MBIST Heap Allocation Error OxE2EC	ABL Error Error Heap Locate for PMU SRAM Msg Block Error	0xE2E3
ABL Error Abl 4 Gen Error 0xE2EB ABL Error MBIST Heap Allocation Error 0xE2EC	ABL Error ABL2 Auto Error	0xE2E4
ABL Error Abl 4 Gen Error 0xE2EB ABL Error MBIST Heap Allocation Error 0xE2EC	ABL Error Flow P3 Family support Error	0xE2E5
·	* **	0xE2EB
	ABL Error MBIST Heap Allocation Error	0xE2EC
ABL Error MBIST Results Error 0xE2EE	ABL Error MBIST Results Error	0xE2EE
ABL Error NO Dimm Smcus Info Error 0xE2EE	ABL Error NO Dimm Smcus Info Error	0xE2EE
ABL Error Por Max Freq Table Error 0xE2EF	ABL Error Por Max Freq Table Error	0xE2EF
ABL Error Unsupproted DIMM Config Error 0xE2F0	ABL Error Unsupproted DIMM Config Error	0xE2F0
ABL Error No Ps Table Error 0xE2F1	ABL Error No Ps Table Error	0xE2F1
ABL Error Cad Bus Timing Not Found Error 0xE2F2	ABL Error Cad Bus Timing Not Found Error	0xE2F2
ABL Error Data Bus Timing Not Found Error 0xE2F3	ABL Error Data Bus Timing Not Found Error	0xE2F3
ABL Error LrDIMM IBT Not Found Error 0xE2F4	ABL Error LrDIMM IBT Not Found Error	0xE2F4
ABL Error Unsupprote Dimm Config Max Freq Error Error 0xE2F5	ABL Error Unsupprote Dimm Config Max Freq Error Error	0xE2F5
ABL Error Mr0 Not Found Error 0xE2F6	ABL Error Mr0 Not Found Error	0xE2F6
ABL Error Obt Pattern Not found Error 0xE2F7	ABL Error Obt Pattern Not found Error	0xE2F7
ABL Error Rc10 Op Speed Not FOund Error 0xE2F8	ABL Error Rc10 Op Speed Not FOund Error	0xE2F8
ABL Error Rc2 lbt Not Found Error 0xE2F9	ABL Error Rc2 lbt Not Found Error	0xE2F9
ABL Error Rtt Not Found Error 0xE2FA	ABL Error Rtt Not Found Error	0xE2FA
ABL Error Checksum ReStrt Results Error 0xE2FB	ABL Error Checksum ReStrt Results Error	0xE2FB
ABL Error No Chipselect Results Error 0xE2FC	ABL Error No Chipselect Results Error	0xE2FC
ABL Error No Common Cas Latency Results Error 0xE2FD		0xE2FD
ABL Error Cas Latecncy exceeds Taa Max Error 0xE2FE	· · · · · · · · · · · · · · · · · · ·	0xE2FE
ABL Error Nvdimm Arm Missmatch Power Policy Error 0xE2FF		0xE2FF
ABL Error Nvdimm Arm Missmatch Power Source Error 0xE300	•	0xE300
ABL Error ABL 1 Mem Init Error 0xE301		

BIOS Setup - 131 -

ABL Error ABL 2 Mem Init Error	0xE302
ABL Error ABL 4 Mem Init Error	0xE303
ABL Error ABL 6 Mem Init Error	0xE304
ABL Error ABL 1 error repor Error	0xE305
ABL Error ABL 2 error repor Error	0xE306
ABL Error ABL 3 error repor Error	0xE307
ABL Error ABL 4 error repor Error	0xE308
ABL Error ABL 6 error repor Error	0xE30A
ABL Error message slave sync function execution Error	0xE30B
ABL Error slave offline Error	0xE30C
ABL Error Sync Master Error	0xE30D
ABL Error Slave Informs Master Info Message Error	0xE30E
ABL Error General Assert Error	0xE30F
ABL Error No Dimms On Any Channel in sysem	0xE310
ABL Alert PMU Major Message captured	0xE311
ABL Alert PMU REsults Rx Timing captured	0xE312
ABL Alert PMU REsults Tx Timing captured	0xE313
ABL Alert PMU REsults Rx Vref captured	0xE314
ABL Alert PMU REsults Tx Vref captured	0xE315
EndAgesas	0xEFFF

5-10 Agesa POST Codes

5-10-1 Universal Post Code

Universal ACPI entry	0xA001
Universal ACPI exit	0xA002
Universal ACPI abort	0xA003
Universal SMBIOS entry	0xA004
Universal SMBIOS exit	0xA005
Universal SMBIOS abort	0xA006

5-10-2 [0xA1XX] For CZ only memory Postcodes

SPD Data processing (Public interface) Memory configuration (Public interface) DRAM initialization DRAM initial	Memory structure initialization (Public interface)	0xA101
DRAM initialization	SPD Data processing (Public interface)	0xA102
TpProcMemSPDChecking 0xA105 TpProcMemModeChecking 0xA106 Speed and TCL configuration 0xA107 TpProcMemSpdTiming 0xA108 TpProcMemDramMapping 0xA109 TpProcMemPlatformSpecificConfig 0xA10A TPProcMemPhyCompensation 0xA10B TpProcMemStartDcts 0xA10C (Public interface) 0xA10D TpProcMemPhyFenceTraining 0xA10E TpProcMemSynchronizeDcts 0xA10F TpProcMemSystemMemoryMapping 0xA110 TpProcMemSystemMemoryMapping 0xA111 TpProcMemDramTraining 0xA112 (Public interface) 0xA113 TpProcMemDramTraining 0xA114 Below 800Mhz first pass start 0xA115 Above 800Mhz second pass start 0xA116 Target DIMM configured 0xA118 Configure DIMMS for WL 0xA119 TpProcMemReceiverEnableTraining 0xA11A Start sweep loop 0xA11B Set receiver Delay 0xA11B	Memory configuration (Public interface)	0xA103
TpProcMemModeChecking Speed and TCL configuration TpProcMemSpdTiming TpProcMemSpdTiming TpProcMemPlatformSpecificConfig TpProcMemPlatformSpecificConfig TpProcMemPhyCompensation TpProcMemPhyCompensation TpProcMemStartDcts (Public interface) TpProcMemPhyFenceTraining TpProcMemSynchronizeDcts TpProcMemSynchronizeDcts TpProcMemSystemMemoryMapping TpProcMemSystemMemoryMapping TpProcMemDramTraining TpProcMemDramTraining TpProcMemDramTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining Target DIMM configured TprocMemDIMMS for WL Tonfigure DIMMS for WL TpProcMemReceiverEnableTraining TpProcMemReceiverEnableTraini	DRAM initialization	0xA104
Speed and TCL configuration TpProcMemSpdTiming TpProcMemPlatformSpecificConfig TpProcMemPlatformSpecificConfig TpProcMemPlatformSpecificConfig TpProcMemPhyCompensation TpProcMemStartDcts (Public interface) TpProcMemPhyFenceTraining TpProcMemSynchronizeDcts TpProcMemSystemMemoryMapping TpProcMemSystemMemoryMapping TpProcMemDramTraining (Public interface) TpProcMemSystemMemoryMapping TpProcMemSystemMemoryMapping TpProcMemNtrrConfiguration TpProcMemDramTraining (Public interface) TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining Target DIMM configured Target DIMM configured Terpare DIMMS for WL Configure DIMMS for WL TpProcMemReceiverEnableTraining Set receiver Delay OxA11B Set receiver Delay	TpProcMemSPDChecking	0xA105
TpProcMemSpdTiming TpProcMemDramMapping OxA109 TpProcMemPlatformSpecificConfig OxA10A TPProcMemPhyCompensation OxA10B TpProcMemStartDcts OxA10C (Public interface) OxA10D TpProcMemSynchronizeDcts OxA10E TpProcMemSystemMemoryMapping OxA110 TpProcMemMtrConfiguration OxA111 TpProcMemDramTraining OxA112 (Public interface) OxA113 TpProcMemWriteLevelizationTraining OxA114 Below 800Mhz first pass start Above 800Mhz second pass start OxA116 Target DIMM configured OxA119 TpProcMemReceiverEnableTraining OxA110 OxA111 OxA111 DxA115 OxA116 OxA116 OxA116 OxA117 OxA117 OxA118 Configure DIMMS for WL OxA119 TpProcMemReceiverEnableTraining OxA11A Start sweep loop OxA11B Set receiver Delay OxA11B	TpProcMemModeChecking	0xA106
TpProcMemDramMapping TpProcMemPlatformSpecificConfig TpProcMemPhyCompensation TpProcMemPhyCompensation TpProcMemStartDcts (Public interface) TpProcMemPhyFenceTraining TpProcMemSynchronizeDcts TpProcMemSystemMemoryMapping TpProcMemMtrrConfiguration TpProcMemDramTraining TpProcMemDramTraining TpProcMemDramTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemDramTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining Target DIMM configured Target DIMM configured Target DIMM configured TpProcMemReceiverEnableTraining TpProcMemReceiverEnableTraining TpProcMemReceiverEnableTraining TpProcMemReceiverDelay ToxA11B Set receiver Delay	Speed and TCL configuration	0xA107
TpProcMemPlatformSpecificConfig TPProcMemPhyCompensation TpProcMemStartDcts (Public interface) TpProcMemPhyFenceTraining TpProcMemSynchronizeDcts TpProcMemSystemMemoryMapping TpProcMemSystemMemoryMapping TpProcMemDramTraining (Public interface) TpProcMemDramTraining (Public interface) TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining DxA113 TpProcMemWriteLevelizationTraining DxA114 Below 800Mhz first pass start Above 800Mhz second pass start Target DIMM configured DxA115 Configure DIMMS for WL Configure DIMMS for WL TpProcMemReceiverEnableTraining Set receiver Delay OxA116 Set receiver Delay OxA117	TpProcMemSpdTiming	0xA108
TPProcMemPhyCompensation TpProcMemStartDcts (Public interface) TpProcMemPhyFenceTraining TpProcMemSynchronizeDcts TpProcMemSystemMemoryMapping TpProcMemMtrrConfiguration TpProcMemDramTraining (Public interface) TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining Target DIMM configured Target DIMM configured Target DIMMS for WL Tonfigure DIMMS for WL Configure DIMMS for WL TpProcMemReceiverEnableTraining TpProcMemReceiverEnableTraining Set receiver Delay ToxA11B Set receiver Delay OxA11C	TpProcMemDramMapping	0xA109
TpProcMemStartDcts (Public interface) TpProcMemPhyFenceTraining TpProcMemSynchronizeDcts TpProcMemSystemMemoryMapping TpProcMemMtrrConfiguration TpProcMemDramTraining (Public interface) TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining TpProcMemWriteLevelizationTraining ToxA113 TpProcMemWriteLevelizationTraining Target DIMM configured Target DIMM configured Target DIMM configured Target DIMMS for WL ToxA118 Configure DIMMS for WL TpProcMemReceiverEnableTraining TpProcMemReceiverEnableTraining ToxA11B Set receiver Delay ToxA11C	TpProcMemPlatformSpecificConfig	0xA10A
(Public interface) 0xA10D TpProcMemPhyFenceTraining 0xA10E TpProcMemSynchronizeDcts 0xA10F TpProcMemSystemMemoryMapping 0xA110 TpProcMemMtrrConfiguration 0xA111 TpProcMemDramTraining 0xA112 (Public interface) 0xA113 TpProcMemWriteLevelizationTraining 0xA114 Below 800Mhz first pass start 0xA115 Above 800Mhz second pass start 0xA116 Target DIMM configured 0xA117 Prepare DIMMS for WL 0xA118 Configure DIMMS for WL 0xA119 TpProcMemReceiverEnableTraining 0xA11A Start sweep loop 0xA11B Set receiver Delay 0xA11C	TPProcMemPhyCompensation	0xA10B
TpProcMemPhyFenceTraining TpProcMemSynchronizeDcts TpProcMemSystemMemoryMapping TpProcMemMtrrConfiguration TpProcMemDramTraining (Public interface) TpProcMemWriteLevelizationTraining Below 800Mhz first pass start Above 800Mhz second pass start Target DIMM configured Configure DIMMS for WL Configure DIMMS for WL TpProcMemReceiverEnableTraining OxA11A Start sweep loop Set receiver Delay OxA11B Set receiver Delay OxA11C	TpProcMemStartDcts	0xA10C
TpProcMemSynchronizeDcts TpProcMemSystemMemoryMapping TpProcMemMtrrConfiguration TpProcMemDramTraining (Public interface) TpProcMemWriteLevelizationTraining DxA113 TpProcMemWriteLevelizationTraining DxA114 Below 800Mhz first pass start Above 800Mhz second pass start Above 800Mhz second pass start Target DIMM configured Target DIMM sfor WL Configure DIMMS for WL Configure DIMMS for WL DxA118 Configure DIMMS for WL Start sweep loop OxA11B Set receiver Delay OxA11C	(Public interface)	0xA10D
TpProcMemSystemMemoryMapping TpProcMemMtrrConfiguration TpProcMemDramTraining (Public interface) TpProcMemWriteLevelizationTraining DvA113 TpProcMemWriteLevelizationTraining DvA114 Below 800Mhz first pass start DvA115 Above 800Mhz second pass start DvA116 Target DIMM configured DvA117 Prepare DIMMS for WL Configure DIMMS for WL DvA118 Configure DIMMS for WL DvA119 TpProcMemReceiverEnableTraining DvA11A Start sweep loop DvA11B Set receiver Delay OvA11C	TpProcMemPhyFenceTraining	0xA10E
TpProcMemMtrrConfiguration 0xA111 TpProcMemDramTraining 0xA112 (Public interface) 0xA113 TpProcMemWriteLevelizationTraining 0xA114 Below 800Mhz first pass start 0xA115 Above 800Mhz second pass start 0xA116 Target DIMM configured 0xA117 Prepare DIMMS for WL 0xA118 Configure DIMMS for WL 0xA119 TpProcMemReceiverEnableTraining 0xA11A Start sweep loop 0xA11B Set receiver Delay 0xA11C	TpProcMemSynchronizeDcts	0xA10F
TpProcMemDramTraining 0xA112 (Public interface) 0xA113 TpProcMemWriteLevelizationTraining 0xA114 Below 800Mhz first pass start 0xA115 Above 800Mhz second pass start 0xA116 Target DIMM configured 0xA117 Prepare DIMMS for WL 0xA118 Configure DIMMS for WL 0xA119 TpProcMemReceiverEnableTraining 0xA11A Start sweep loop 0xA11B Set receiver Delay 0xA11C		0xA110
(Public interface) 0xA113 TpProcMemWriteLevelizationTraining 0xA114 Below 800Mhz first pass start 0xA115 Above 800Mhz second pass start 0xA116 Target DIMM configured 0xA117 Prepare DIMMS for WL 0xA118 Configure DIMMS for WL 0xA119 TpProcMemReceiverEnableTraining 0xA11A Start sweep loop 0xA11B Set receiver Delay 0xA11C		0xA111
TpProcMemWriteLevelizationTraining Below 800Mhz first pass start Above 800Mhz second pass start OxA115 Above 800Mhz second pass start OxA116 Target DIMM configured OxA117 Prepare DIMMS for WL Configure DIMMS for WL OxA118 Configure DIMMS for WL OxA119 TpProcMemReceiverEnableTraining OxA11A Start sweep loop OxA11B Set receiver Delay OxA11C		0xA112
Below 800Mhz first pass start 0xA115 Above 800Mhz second pass start 0xA116 Target DIMM configured 0xA117 Prepare DIMMS for WL 0xA118 Configure DIMMS for WL 0xA119 TpProcMemReceiverEnableTraining 0xA11A Start sweep loop 0xA11B Set receiver Delay 0xA11C		0xA113
Above 800Mhz second pass start 0xA116 Target DIMM configured 0xA117 Prepare DIMMS for WL 0xA118 Configure DIMMS for WL 0xA119 TpProcMemReceiverEnableTraining 0xA11A Start sweep loop 0xA11B Set receiver Delay 0xA11C	TpProcMemWriteLevelizationTraining	0xA114
Target DIMM configured 0xA117 Prepare DIMMS for WL 0xA118 Configure DIMMS for WL 0xA119 TpProcMemReceiverEnableTraining 0xA11A Start sweep loop 0xA11B Set receiver Delay 0xA11C	·	0xA115
Prepare DIMMS for WL 0xA118 Configure DIMMS for WL 0xA119 TpProcMemReceiverEnableTraining 0xA11A Start sweep loop 0xA11B Set receiver Delay 0xA11C	<u>'</u>	0xA116
Configure DIMMS for WL 0xA119 TpProcMemReceiverEnableTraining 0xA11A Start sweep loop 0xA11B Set receiver Delay 0xA11C		0xA117
TpProcMemReceiverEnableTraining 0xA11A Start sweep loop 0xA11B Set receiver Delay 0xA11C	·	0xA118
Start sweep loop 0xA11B Set receiver Delay 0xA11C	Configure DIMMS for WL	0xA119
Set receiver Delay 0xA11C	TpProcMemReceiverEnableTraining	0xA11A
•		0xA11B
Write test pattern 0x411D	•	0xA11C
·	Write test pattern	0xA11D
Read test pattern 0xA11E	·	
Compare test pattern 0xA11F	Compare test pattern	0xA11F

BIOS Setup - 133 -

Calculate MaxRdLatency per channel	0xA120
TpProcMemReceiveDqsTraining	0xA121
Set Write Data delay	0xA122
Write test pattern	0xA123
Start read sweep	0xA124
Set Receive DQS delay	0xA125
Read Test pattern	0xA126
Compare Test pattern	0xA127
Update results	0xA128
Start Find passing window	0xA129
TpProcMemTransmitDqsTraining	0xA12A
Start write sweep	0xA12B
Set Transmit DQ delay	0xA12C
Write test pattern	0xA12D
Read Test pattern	0xA12E
Compare Test pattern	0xA12F
Update results	0xA130
Start Find passing window	0xA131
TpProcMemMaxRdLatencyTraining	0xA132
Start sweep	0xA133
Set delay	0xA134
Write test pattern	0xA135
Read Test pattern	0xA136
Compare Test pattern	0xA137
Online Spare init	0xA138
Bank Interleave Init	0xA139
Node Interleave Init	0xA13A
Channel Interleave Init	0xA13B
ECC initialization	0xA13C
Platform Specific Init	0xA13D
Before callout for "AgesaReadSpd"	0xA13E
After callout for "AgesaReadSpd"	0xA13F
Before optional callout "AgesaHookBeforeDramInit"	0xA140
After optional callout "AgesaHookBeforeDramInit"	0xA141
Before optional callout "AgesaHookBeforeDQSTraining"	0xA142
After optional callout "AgesaHookBeforeDQSTraining"	0xA143
Before optional callout "AgesaHookBeforeDramInit"	0xA144
After optional callout "AgesaHookBeforeDramInit"	0xA145
After MemDataInit	0xA146
Before InitializeMCT	0xA147
Before LV DDR3	0xA148

Before InitMCT	0xA149
Before OtherTiming	0xA14A
Before UMAMemTyping	0xA14B
Before SetDqsEccTmgs	0xA14C
Before MemClr	0xA14D
Before On DIMM Thermal	0xA14E
Before DMI	0xA14F
End of memory code	0xA150
Entry point S3Init	0xA151
Sending MRS2	0xA180
Sedding MRS3	0xA181
Sending MRS1	0xA182
Sending MRS0	0xA183
Continuous Pattern Read	0xA184
Continuous Pattern Write	0xA185
Mem: 2d RdDqs Training begin	0xA186
Mem: Before optional callout to platform BIOS to change External	0xA187
Vref during 2d Training	
Mem: After optional callout to platform BIOS to change External	0xA188
Vref during 2d Training	
Configure DCT For General use begin	0xA189
Configure DCT For training begin	0xA18A
Configure DCT For Non-Explicit	0xA18B
Configure to Sync channels	0xA18C
Allocate C6 Storage	0xA18D
Before LV DDR4	0xA18E
// BR CPU	
BR before AP launch	0xA190
Install AP launched PPI	0xA191
BR after AP launch	0xA192
Before CPU PM	0xA193
Enable IO Cstate	0xA194
Enable C6	0xA195
Install CCX PEI complete PPI	0xA196
BR CPU memory done call back entry	0xA197
Before APM weights	0xA198
After APM weights	0xA199
BR CPU memory done call back end	0xA19A
BR Init Mid entry	0xA19B
BR enable APM	0xA19C
BR Init Mid install protocol	0xA19D

- 135 -

BIOS Setup

BR Init Mid end	0xA19E
BR Init Late entry	0xA19F
BR Init Late install protocol	0xA1A0
BR Init Late end	0xA1A1
BR DXE install complete protocol	0xA1A2
UNB install complete PPI	0xA1A3
UNB AfterApLaunch callback entry	0xA1A4
UNB AfterApLaunch callback end	0xA1A5

5-10-3 S3 Interface Post Code

0xA1EC
0xA1ED
0xA1EE
0xA1EF
0xA1F0
0xA1F1
0xA1F2
0xA1F3
0xA1F4
0xA1F5
0xA1F6
0xA1F7

5-10-4 PMU Post Code

Failed PMU training	0xA1F9
---------------------	--------

5-10-5 [0xA5XX] assigned for AGESA PSP Module

// PSP V1 Modules	
PspPeiV1 entry	0xA501
PspPeiV1 exit	0xA502
MemoryDiscoveredPpiCallback entry	0xA503
MemoryDiscoveredPpiCallback exit	0xA504
PspDxeV1 entry	0xA507
PspDxeV1 exit	0xA508
PspDxeV1 PspPciEnumerationCompleteCallBack entry	0xA50A
PspDxeV1 PspPciEnumerationCompleteCallBack exit	0xA50B
PspDxeV1 ready to boot entry	0xA50C
PspDxeV1 ready to boot exit	0xA50D
PspSmmV1 entry	0xA50E
PspSmmV1 exit	0xA50F
PspSmmV1 SwSmiCallBack entry, build the S3 save area for	0xA510
resume	

PspSmmV1 SwSmiCallBack exit, build the S3 save area for resun	
PspSmmV1 BspSmmResumeVector entry	0xA512
PspSmmV1 BspSmmResumeVector exit	0xA513
PspSmmV1 ApSmmResumeVector entry	0xA514
PspSmmV1 ApSmmResumeVector exit	0xA515
PspP2CmboxV1 entry	0xA516
PspP2CmboxV1 exit	0xA517
// PSP V2 Modules	
PspPeiV2 entry	0xA521
PspPeiV2 exit	0xA522
PspDxeV2 entry	0xA523
PspDxeV2 exit	0xA524
PspDxeV2 PspMpServiceCallBack entry	0xA525
PspDxeV2 PspMpServiceCallBack exit	0xA526
PspDxeV2 FlashAccCallBack entry	0xA527
PspDxeV2 FlashAccCallBack exit	0xA528
PspDxeV2 ready to boot entry	0xA529
PspDxeV2 ready to boot exit	0xA52A
PspDxeV2 exit boot serivce entry	0xA52B
PspDxeV2 exit boot serivce exit	0xA52C
PspSmmV2 entry	0xA52D
PspSmmV2 exit	0xA52E
PspSmmV2 SwSmiCallBack entry, build the S3 save area for	0xA52F
resume	
PspSmmV2 SwSmiCallBack exit, build the S3 save area for resun	ne 0xA530
PspSmmV2 BspSmmResumeVector entry	0xA531
PspSmmV2 BspSmmResumeVector exit	0xA532
PspSmmV2 ApSmmResumeVector entry	0xA533
PspSmmV2 ApSmmResumeVector exit	0xA534
PspP2CmboxV2 entry	0xA535
PspP2CmboxV2 exit	0xA536
TpPspRecoverApcbFail	0xA537
// PSP fTpm modules	
PspfTpmPei entry	0xA540
PspfTpmPei exit	0xA541
PspfTpmPei memory callback entry	0xA542
PspfTpmPei memory callback exit	0xA543
PspfTpmDxe entry	0xA544
PspfTpmDxe exit	0xA545
// P2C mailbox Handling [0xA59X]	
PspP2Cmbox Command SpiGetAttrib Handling entry	0xA591
	0xA591

BIOS Setup - 137 -

PspP2Cmbox Command SpiSetAttrib Handling entry	0xA592
PspP2Cmbox Command SpiGetBlockSize Handling entry	0xA593
PspP2Cmbox Command SpiReadFV Handling entry	0xA594
PspP2Cmbox Command SpiWriteFV Handling entry	0xA595
PspP2Cmbox Command SpiEraseFV Handling entry	0xA596
PspP2Cmbox Command Handling exit	0xA59E
PspP2Cmbox Command Handling Fail exit	0xA59F
// C2P mailbox Handling	
PSP C2P mailbox entry base [0xA5BX Cmd]	0xA5B0
Before send C2P command MboxBiosCmdDramInfo	0xA5B1
Before send C2P command MboxBiosCmdSmmInfo	0xA5B2
Before send C2P command MboxBiosCmdSleep SxInfo	0xA5B3
Before send C2P command MboxBiosCmdRsmInfo	0xA5B4
Before send C2P command MboxBiosCmdQueryCap	0xA5B5
Before send C2P command MboxBiosCmdBootDone	0xA5B6
Before send C2P command MboxBiosCmdClearS3Sts	0xA5B7
Before send C2P command MboxBiosCmdS3DataInfo	0xA5B8
Before send C2P command MboxBiosCmdNop	0xA5B9
Before send C2P command MboxBiosCmdHSTIQuery	0xA5C4
Before send C2P command MboxBiosCmdClrSmmLock	0xA5C7
Before send C2P command MboxBiosCmdPcieInfo	0xA5C8
Before send C2P command MboxBiosCmdGetVersion	0xA5C9
PSP C2P mailbox exit base [0xA5DX Cmd]	0xA5D0
Wait C2P command MboxBiosCmdDramInfo finished	0xA5D1
Wait C2P command MboxBiosCmdSmmInfo finished	0xA5D2
Wait C2P command MboxBiosCmdSleep SxInfo finished	0xA5D3
Wait C2P command MboxBiosCmdRsmInfo finished	0xA5D4
Wait C2P command MboxBiosCmdQueryCap finished	0xA5D5
Wait C2P command MboxBiosCmdBootDone finished	0xA5D6
Wait C2P command MboxBiosCmdClearS3Sts finished	0xA5D7
Wait C2P command MboxBiosCmdS3DataInfo finished	0xA5D8
Wait C2P command MboxBiosCmdNop finished	0xA5D9
Wait C2P command MboxBiosCmdHSTIQuery finished	0xA5E4
Wait C2P command MboxBiosCmdClrSmmLock finished	0xA5C7
Wait C2P command MboxBiosCmdPcieInfo finished	0xA5C8
Wait C2P command MboxBiosCmdGetVersion finished	0xA5C9
// fTPM command Handling [0xA5FX]	
PspfTpm send TPM command entry	0xA5F0
PspfTpm send TPM command exit	0xA5F1
PspfTpm receive TPM command entry	0xA5F2
PspfTpm receive TPM command exit	0xA5F3

5-10-6 [0xA9XX, 0xAAXX] assigned for AGESA NBIO Module

// NbioBase	
AmdNbioBase PEIM driver entry	0xA900
AmdNbioBase PEIM driver exit	0xA901
AmdNbioBase DXE driver entry	0xA902
AmdNbioBase DXE driver exit	0xA903
// PCle	
AmdNbioPcie PEIM driver entry	0xA904
AmdNbioPcie PEIM driver exit	0xA905
AmdNbioPcie DXE driver entry	0xA906
AmdNbioPcie DXE driver exit	0xA907
// GFX	
AmdNbioGfx PEIM driver entry	0xA908
AmdNbioGfx PEIM driver exit	0xA909
AmdNbioGfx DXE driver entry	0xA90A
AmdNbioGfx DXE driver exit	0xA90B
// IOMMU	
AmdNbiolommu DXE driver entry	0xA90C
AmdNbiolommu DXE driver exit	0xA90D
// ALIB	
AmdNbioALIB DXE driver entry	0xA90E
AmdNbioALIB DXE driver exit	0xA90F
// SMU	
AmdSmuV8 PEIM driver entry	0xA910
AmdSmuV8 PEIM driver exit	0xA911
AmdSmuV8 DXE driver entry	0xA912
AmdSmuV8 DXE driver exit	0xA913
AmdSmuV9 PEIM driver entry	0xA914
AmdSmuV9 PEIM driver exit	0xA915
AmdSmuV9 DXE driver entry	0xA916
AmdSmuV9 DXE driver exit	0xA917
AmdSmuV10 PEIM driver entry	0xA918
AmdSmuV10 PEIM driver exit	0xA919
AmdSmuV10 DXE driver entry	0xA91A
AmdSmuV10 DXE driver exit	0xA91B
// IOMMU PEIM	
AmdNbiolommu PEIM driver entry	0xA920
AmdNbiolommu PEIM driver exit	0xA921
// APCB DXE	
APCB DXE Entry	0xA922
APCB DXE Exit	0xA923

BIOS Setup

// APCB SMM	
APCB SMM Entry	0xA924
APCB SMM Exit	0xA925
// [0xA950, 0xA99F] NBIO PPI/PROTOCOL Callback	
NbioTopologyConfigureCallback entry	0xA950
NbioTopologyConfigureCallback exit	0xA951
MemoryConfigDoneCallbackPpi entry	0xA952
MemoryConfigDoneCallbackPpi exit	0xA953
DxioInitializationCallbackPpi entry	0xA954
DxioInitializationCallbackPpi exit	0xA955
DispatchSmuV9Callback entry	0xA956
DispatchSmuV9Callback exit	0xA957
DispatchSmuV10Callback entry	0xA958
DispatchSmuV10Callback exit	0xA959
AmdPcieMiscInit Event entry	0xA95A
AmdPcieMiscInit Event exit	0xA95B
NbioBaseHookReadyToBoot Event entry	0xA95C
NbioBaseHookReadyToBoot Event exit	0xA95D
NbioBaseHookPciIO Event entry	0xA95E
NbioBaseHookPciIO Event exit	0xA95F
// [0xA980, 0xA99F] BR GNB Task	
GnbEarlyInterfaceCZ entry	0xA970
GnbEarlyInterfaceCZ exit	0xA971
PcieConfigurationInit entry	0xA972
PcieConfigurationInit exit	0xA973
GnbEarlierInterfaceCZ entry	0xA974
GnbEarlierInterfaceCZ exit	0xA975
PcieEarlyInterfaceCZ entry	0xA976
PcieEarlyInterfaceCZ exit	0xA977
PciePostEarlyInterfaceCZ entry	0xA978
PciePostEarlyInterfaceCZ exit	0xA979
GfxConfigPostInterfaceCZ entry	0xA97A
GfxConfigPostInterfaceCZ exit	0xA97B
GfxPostInterfaceCZ entry	0xA97C
GfxPostInterfaceCZ exit	0xA97D
GnbPostInterfaceCZ entry	0xA97E
GnbPostInterfaceCZ exit	0xA97F
PciePostInterfaceCZ entry	0xA980
PciePostInterfaceCZ exit	0xA981
GnbEnvInterfaceCZ entry	0xA982
GnbEnvInterfaceCZ exit	0xA983

GfxConfigEnvInterface entry	0xA984
GfxConfigEnvInterface exit	0xA985
GfxEnvInterfaceCZ entry	0xA986
GfxEnvInterfaceCZ exit	0xA987
GfxMidInterfaceCZ entry	0xA988
GfxMidInterfaceCZ exit	0xA989
GfxIntInfoTableInterfaceCZ entry	0xA98A
GfxIntInfoTableInterfaceCZ exit	0xA98B
PcieMidInterfaceCZ entry	0xA98C
PcieMidInterfaceCZ exit	0xA98D
GnbMidInterfaceCZ entry	0xA98E
GnbMidInterfaceCZ exit	0xA98F
GnbSmuMidInterfaceCZ entry	0xA990
GnbSmuMidInterfaceCZ exit	0xA991
InvokeAmdInitLate entry	0xA992
InvokeAmdInitLate exit	0xA993
GnbSmuServiceRequestV8 entry	0xA994
GnbSmuServiceRequestV8 exit	0xA995

5-10-7 [0xACXX] assigned for AGESA CCX Module

CCX IDS IDS_HOOK_CCX_AFTER_AP_LAUNCH	0xAC10
CCX PEI entry	0xAC50
CCX downcore entry	0xAC51
CCX DXE entry	0xAC55
CCX MP service callback entry	0xAC56
CCX Read To Boot callback entry	0xAC57
CCX SMM entry	0xAC5D
CCX PEI start to launch APs for S3	0xAC70
CCX PEI end of launching APs for S3	0xAC71
CCX start to launch AP	0xAC90
CCX launch AP is ended	0xAC91
CCX launch AP abort	0xAC92
CCX MP service abort	0xAC93
CCX cac weights	0xAC94
CCX PEI exit	0xACE0
CCX downcore exit	0xACE1
CCX DXE exit	0xACE5
CCX MP service callback exit	0xACE6
CCX Read To Boot callback exit	0xACE7
CCX SMM exit	0xACED

BIOS Setup

5-10-8 [0xADXX] assigned for AGESA DF Module

DF PEI entry	0xAD50
DF DXE entry	0xAD55
DF Ready to Boot entry	0xAD56
DF PEI exit	0xADE0
DF DXE exit	0xADE5
DF Ready to Boot exit	0xADE6

5-10-9 [0xAFXX] assigned for AGESA FCH Module

FCH InitReset dispatch point	0xAF01
FCH InitEnv dispatch point	0xAF06
FCH InitMid dispatch point	0xAF07
FCH InitLate dispatch point	0xAF08
FCH InitS3Early dispatch point	0xAF0B
FCH InitS3Late dispatch point	0xAF0C
FCH InitS3Early dispatch finished	0xAF0D
FCH InitS3Late dispatch finished	0xAF0E
FCH Pei Entry	0xAF10
FCH Pei Exit	0xAF11
FCH MultiFch Pei Entry	0xAF12
FCH MultiFch Pei Exit	0xAF13
FCH Dxe Entry	0xAF14
FCH Dxe Exit	0xAF15
FCH MultiFch Dxe Entry	0xAF16
FCH MultiFch Dxe Exit	0xAF17
FCH Smm Entry	0xAF18
FCH Smm Exit	0xAF19
FCH Smm Dispatcher Entry	0xAF20
FCH Smm Dispatcher Exit	0xAF21
FCH InitReset HwAcpi	0xAF40
FCH InitReset AB Link	0xAF41
FCH InitReset LPC	0xAF42
FCH InitReset SPI	0xAF43
FCH InitReset eSPI	0xAF44
FCH InitReset SD	0xAF45
FCH InitReset eMMC	0xAF46
FCH InitReset SATA	0xAF47
FCH InitReset USB	0xAF48
FCH InitReset xGbE	0xAF49
FCH InitReset HwAcpiP	0xAF4F
FCH InitEnv HwAcpi	0xAF50

FCH InitEnv LPC 0xAF52 FCH InitEnv SPI 0xAF53 FCH InitEnv SD 0xAF54 FCH InitEnv SD 0xAF55 FCH InitEnv MMC 0xAF56 FCH InitEnv SATA 0xAF57 FCH InitEnv USB 0xAF58 FCH InitEnv KGbE 0xAF59 FCH InitEnv HwAcpiP 0xAF59 FCH InitMid HwAcpiP 0xAF60 FCH InitMid AB Link 0xAF61 FCH InitMid SD 0xAF62 FCH InitMid SPI 0xAF63 FCH InitMid SPI 0xAF64 FCH InitMid SD 0xAF65 FCH InitMid SATA 0xAF66 FCH InitMid SATA 0xAF67 FCH InitMid VSB 0xAF68 FCH InitMid XGBE 0xAF69 FCH InitMid XGBE 0xAF70 FCH InitLate HwAcpi 0xAF70 FCH InitLate SPI 0xAF72 FCH InitLate SPI 0xAF73 FCH InitLate SDI 0xAF75 FCH InitLate SATA 0xAF76 FCH InitLate SATA 0xAF76 FCH InitLate SATA	FCH InitEnv AB Link	0xAF51
FCH InitEnv eSPI CH InitEnv SD CNAF56 FCH InitEnv eMMC CNAF56 FCH InitEnv SATA CNAF57 FCH InitEnv USB CNAF58 FCH InitEnv USB CNAF59 FCH InitEnv HwAcpiP CNAF56 FCH InitMid HwAcpi CNAF60 FCH InitMid AB Link CNAF61 FCH InitMid SPI CNAF63 FCH InitMid SPI CNAF63 FCH InitMid SD CNAF64 FCH InitMid SD CNAF65 FCH InitMid SD CNAF66 FCH InitMid SATA CNAF66 FCH InitMid USB CNAF68 FCH InitMid USB CNAF68 FCH InitMid SD CNAF68 FCH InitMid SD CNAF68 FCH InitMid SATA CNAF68 FCH InitMid SD CNAF68 FCH InitMid SD CNAF69 FCH InitMid SATA CNAF68 FCH InitMid SATA CNAF68 FCH InitMid SATA CNAF68 FCH InitLate HwAcpi FCH InitLate AB Link CNAF70 FCH InitLate SPI CNAF72 FCH InitLate SPI CNAF73 FCH InitLate SPI CNAF74 FCH InitLate SD CNAF76 FCH InitLate SATA CNAF77 FCH InitLate SATA CNAF77 FCH InitLate SATA CNAF78 FCH InitLate USB CNAF79 End of TP range for FCH CNAFF9 End of TP range for FCH CNAFFS	FCH InitEnv LPC	0xAF52
FCH InitEnv SD FCH InitEnv eMMC CVAF56 FCH InitEnv SATA CVAF57 FCH InitEnv USB CVAF58 FCH InitEnv USB FCH InitEnv HwAcpi FCH InitEnv HwAcpi FCH InitMid HwAcpi CVAF60 FCH InitMid AB Link CVAF61 FCH InitMid LPC CVAF62 FCH InitMid SPI CVAF63 FCH InitMid SPI CVAF64 FCH InitMid SD CVAF65 FCH InitMid SD CVAF66 FCH InitMid SATA CVAF66 FCH InitMid SATA CVAF67 FCH InitMid USB CVAF68 FCH InitMid VSB CVAF69 FCH InitLate HwAcpi CVAF70 FCH InitLate AB Link CVAF71 FCH InitLate SPI CVAF73 FCH InitLate SPI CVAF76 FCH InitLate SPI CVAF76 FCH InitLate SPI CVAF76 FCH InitLate SPI CVAF77 FCH InitLate SATA CVAF77 FCH InitLate SATA CVAF77 FCH InitLate SATA CVAF77 FCH InitLate USB CVAF78 FCH InitLate VSB CVAF79 End of TP range for FCH CVAFF9	FCH InitEnv SPI	0xAF53
FCH InitEnv eMMC FCH InitEnv SATA FCH InitEnv USB FCH InitEnv KGbE FCH InitEnv KGbE FCH InitEnv HwAcpiP FCH InitMid HwAcpi FCH InitMid AB Link FCH InitMid SPI FCH InitMid SPI FCH InitMid SD FCH InitMid SD FCH InitMid SATA FCH InitMid SATA FCH InitMid USB FCH InitMid SBE FCH InitLate HwAcpi FCH InitLate AB Link FCH InitLate SPI FCH InitLate SPI FCH InitLate SPI FCH InitLate SPI FCH InitLate SD FCH InitLate SATA FCH InitLate SA	FCH InitEnv eSPI	0xAF54
FCH InitEnv SATA 0xAF57 FCH InitEnv USB 0xAF58 FCH InitEnv XGbE 0xAF59 FCH InitEnv HwAcpiP 0xAF60 FCH InitMid HwAcpi 0xAF60 FCH InitMid AB Link 0xAF61 FCH InitMid LPC 0xAF62 FCH InitMid SPI 0xAF63 FCH InitMid eSPI 0xAF64 FCH InitMid SD 0xAF65 FCH InitMid eMMC 0xAF66 FCH InitMid SATA 0xAF67 FCH InitMid USB 0xAF68 FCH InitMid xGbE 0xAF69 FCH InitLate HwAcpi 0xAF70 FCH InitLate AB Link 0xAF71 FCH InitLate SPI 0xAF72 FCH InitLate SPI 0xAF73 FCH InitLate SD 0xAF74 FCH InitLate BMC 0xAF75 FCH InitLate SATA 0xAF76 FCH InitLate USB 0xAF78 FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF	FCH InitEnv SD	0xAF55
FCH InitEnv USB 0xAF58 FCH InitEnv KöbE 0xAF59 FCH InitEnv HwAcpiP 0xAF5F FCH InitMid HwAcpi 0xAF60 FCH InitMid AB Link 0xAF61 FCH InitMid LPC 0xAF62 FCH InitMid SPI 0xAF63 FCH InitMid eSPI 0xAF64 FCH InitMid SD 0xAF65 FCH InitMid eMMC 0xAF66 FCH InitMid SATA 0xAF67 FCH InitMid USB 0xAF68 FCH InitMid xGbE 0xAF69 FCH InitLate HwAcpi 0xAF70 FCH InitLate AB Link 0xAF71 FCH InitLate SPI 0xAF72 FCH InitLate SPI 0xAF73 FCH InitLate SD 0xAF74 FCH InitLate BMC 0xAF75 FCH InitLate SATA 0xAF76 FCH InitLate USB 0xAF78 FCH InitLate CSDE 0xAF79 End of TP range for FCH 0xAFFF	FCH InitEnv eMMC	0xAF56
FCH InitEnv xGbE FCH InitEnv HwAcpiP FCH InitMid HwAcpi FCH InitMid HwAcpi FCH InitMid AB Link FCH InitMid AB Link FCH InitMid SPI FCH InitMid eSPI FCH InitMid eSPI FCH InitMid eSPI FCH InitMid eSPI FCH InitMid eMMC FCH InitMid eMMC FCH InitMid eMMC FCH InitMid SATA FCH InitMid USB FCH InitMid USB FCH InitMid uSB FCH InitMid xGbE FCH InitLate HwAcpi FCH InitLate EPI FCH InitLate SPI FCH InitLate SATA FCH InitL	FCH InitEnv SATA	0xAF57
FCH InitEnv HwAcpiP FCH InitMid HwAcpi FCH InitMid HwAcpi FCH InitMid AB Link OxAF61 FCH InitMid LPC OxAF62 FCH InitMid SPI OxAF63 FCH InitMid eSPI OxAF64 FCH InitMid SD OxAF65 FCH InitMid eMMC OxAF66 FCH InitMid SATA OxAF67 FCH InitMid USB OxAF68 FCH InitMid uSB FCH InitMid xGbE FCH InitLate HwAcpi FCH InitLate AB Link OxAF70 FCH InitLate SPI FCH InitLate SPI FCH InitLate SPI FCH InitLate SPI FCH InitLate SD OxAF75 FCH InitLate SD FCH InitLate SATA OxAF76 FCH InitLate SATA OxAF77 FCH InitLate USB OxAF78 FCH InitLate USB FCH InitLate COXAF79 End of TP range for FCH	FCH InitEnv USB	0xAF58
FCH InitMid HwAcpi 0xAF60 FCH InitMid AB Link 0xAF61 FCH InitMid LPC 0xAF62 FCH InitMid SPI 0xAF63 FCH InitMid eSPI 0xAF64 FCH InitMid SD 0xAF65 FCH InitMid eMMC 0xAF66 FCH InitMid SATA 0xAF67 FCH InitMid uSB 0xAF68 FCH InitMid xGbE 0xAF69 FCH InitLate HwAcpi 0xAF70 FCH InitLate AB Link 0xAF71 FCH InitLate SPI 0xAF72 FCH InitLate SPI 0xAF73 FCH InitLate SPI 0xAF74 FCH InitLate SD 0xAF75 FCH InitLate SATA 0xAF76 FCH InitLate USB 0xAF78 FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF	FCH InitEnv xGbE	0xAF59
FCH InitMid AB Link FCH InitMid LPC OxAF62 FCH InitMid SPI OxAF63 FCH InitMid eSPI OxAF64 FCH InitMid eSPI OxAF65 FCH InitMid eMMC OxAF66 FCH InitMid SATA FCH InitMid USB FCH InitMid uSB FCH InitMid xGbE FCH InitLate HwAcpi FCH InitLate AB Link FCH InitLate AB Link OxAF71 FCH InitLate SPI OxAF73 FCH InitLate SPI OxAF74 FCH InitLate SD OxAF75 FCH InitLate SATA OxAF77 FCH InitLate SATA OxAF77 FCH InitLate USB OxAF78 FCH InitLate USB OxAF79 End of TP range for FCH OxAF79 End of TP range for FCH	FCH InitEnv HwAcpiP	0xAF5F
FCH InitMid LPC 0xAF62 FCH InitMid SPI 0xAF63 FCH InitMid eSPI 0xAF64 FCH InitMid SD 0xAF65 FCH InitMid eMMC 0xAF66 FCH InitMid SATA 0xAF67 FCH InitMid USB 0xAF68 FCH InitMid xGbE 0xAF69 FCH InitLate HwAcpi 0xAF70 FCH InitLate AB Link 0xAF71 FCH InitLate SPI 0xAF72 FCH InitLate SPI 0xAF73 FCH InitLate eSPI 0xAF74 FCH InitLate SD 0xAF75 FCH InitLate eMMC 0xAF76 FCH InitLate SATA 0xAF77 FCH InitLate USB 0xAF78 FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF		0xAF60
FCH InitMid SPI CH InitMid eSPI CH InitMid eSPI CH InitMid eMMC C CH InitMid eMMC C CH InitMid eMMC C CH InitMid USB CH InitMid USB CH InitMid uSB CH InitMid xGbE CH InitMid xGbE CH InitLate HwAcpi CH InitLate AB Link CH InitLate AB Link CH InitLate AB Link CH InitLate SPI CH InitLate SATA CMAF76 CH InitLate USB CMAF77 CH InitLate USB CMAF79 End of TP range for FCH CMAFFS	FCH InitMid AB Link	0xAF61
FCH InitMid eSPI 0xAF64 FCH InitMid SD 0xAF65 FCH InitMid eMMC 0xAF66 FCH InitMid SATA 0xAF67 FCH InitMid USB 0xAF68 FCH InitMid xGbE 0xAF69 FCH InitLate HwAcpi 0xAF70 FCH InitLate AB Link 0xAF71 FCH InitLate SPI 0xAF72 FCH InitLate SPI 0xAF73 FCH InitLate eSPI 0xAF74 FCH InitLate SD 0xAF75 FCH InitLate eMMC 0xAF76 FCH InitLate USB 0xAF78 FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF	FCH InitMid LPC	0xAF62
FCH InitMid SD 0xAF65 FCH InitMid eMMC 0xAF66 FCH InitMid SATA 0xAF67 FCH InitMid USB 0xAF68 FCH InitMid xGbE 0xAF69 FCH InitLate HwAcpi 0xAF70 FCH InitLate AB Link 0xAF71 FCH InitLate SPI 0xAF72 FCH InitLate SPI 0xAF73 FCH InitLate eSPI 0xAF74 FCH InitLate SD 0xAF75 FCH InitLate eMMC 0xAF76 FCH InitLate USB 0xAF78 FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF	FCH InitMid SPI	0xAF63
FCH InitMid eMMC 0xAF66 FCH InitMid SATA 0xAF67 FCH InitMid USB 0xAF68 FCH InitLate HwAcpi 0xAF70 FCH InitLate HwAcpi 0xAF70 FCH InitLate AB Link 0xAF71 FCH InitLate SPI 0xAF72 FCH InitLate SPI 0xAF73 FCH InitLate eSPI 0xAF74 FCH InitLate SD 0xAF75 FCH InitLate eMMC 0xAF76 FCH InitLate SATA 0xAF77 FCH InitLate USB 0xAF78 FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF		0xAF64
FCH InitMid SATA 0xAF67 FCH InitMid USB 0xAF68 FCH InitMid xGbE 0xAF69 FCH InitLate HwAcpi 0xAF70 FCH InitLate AB Link 0xAF71 FCH InitLate LPC 0xAF72 FCH InitLate SPI 0xAF73 FCH InitLate eSPI 0xAF74 FCH InitLate SD 0xAF75 FCH InitLate eMMC 0xAF76 FCH InitLate SATA 0xAF77 FCH InitLate USB 0xAF78 FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF	FCH InitMid SD	0xAF65
FCH InitMid USB 0xAF68 FCH InitMid xGbE 0xAF69 FCH InitLate HwAcpi 0xAF70 FCH InitLate AB Link 0xAF71 FCH InitLate LPC 0xAF72 FCH InitLate SPI 0xAF73 FCH InitLate eSPI 0xAF74 FCH InitLate SD 0xAF75 FCH InitLate eMMC 0xAF76 FCH InitLate SATA 0xAF77 FCH InitLate USB 0xAF78 FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF	FCH InitMid eMMC	0xAF66
FCH InitMid xGbE 0xAF69 FCH InitLate HwAcpi 0xAF70 FCH InitLate AB Link 0xAF71 FCH InitLate LPC 0xAF72 FCH InitLate SPI 0xAF73 FCH InitLate eSPI 0xAF74 FCH InitLate SD 0xAF75 FCH InitLate eMMC 0xAF76 FCH InitLate SATA 0xAF77 FCH InitLate USB 0xAF78 FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF	FCH InitMid SATA	0xAF67
FCH InitLate HwAcpi 0xAF70 FCH InitLate AB Link 0xAF71 FCH InitLate LPC 0xAF72 FCH InitLate SPI 0xAF73 FCH InitLate eSPI 0xAF74 FCH InitLate SD 0xAF75 FCH InitLate eMMC 0xAF76 FCH InitLate SATA 0xAF77 FCH InitLate USB 0xAF78 FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF	FCH InitMid USB	0xAF68
FCH InitLate AB Link 0xAF71 FCH InitLate LPC 0xAF72 FCH InitLate SPI 0xAF73 FCH InitLate eSPI 0xAF74 FCH InitLate SD 0xAF75 FCH InitLate eMMC 0xAF76 FCH InitLate SATA 0xAF77 FCH InitLate USB 0xAF78 FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF	FCH InitMid xGbE	0xAF69
FCH InitLate LPC 0xAF72 FCH InitLate SPI 0xAF73 FCH InitLate eSPI 0xAF74 FCH InitLate SD 0xAF75 FCH InitLate eMMC 0xAF76 FCH InitLate SATA 0xAF77 FCH InitLate USB 0xAF78 FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF	FCH InitLate HwAcpi	0xAF70
FCH InitLate SPI 0xAF73 FCH InitLate eSPI 0xAF74 FCH InitLate SD 0xAF75 FCH InitLate eMMC 0xAF76 FCH InitLate SATA 0xAF77 FCH InitLate USB 0xAF78 FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF	FCH InitLate AB Link	0xAF71
FCH InitLate eSPI 0xAF74 FCH InitLate SD 0xAF75 FCH InitLate eMMC 0xAF76 FCH InitLate SATA 0xAF77 FCH InitLate USB 0xAF78 FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF	FCH InitLate LPC	0xAF72
FCH InitLate SD 0xAF75 FCH InitLate eMMC 0xAF76 FCH InitLate SATA 0xAF77 FCH InitLate USB 0xAF78 FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF	FCH InitLate SPI	0xAF73
FCH InitLate eMMC 0xAF76 FCH InitLate SATA 0xAF77 FCH InitLate USB 0xAF78 FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF	FCH InitLate eSPI	0xAF74
FCH InitLate SATA 0xAF77 FCH InitLate USB 0xAF78 FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF	FCH InitLate SD	0xAF75
FCH InitLate USB 0xAF78 FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF	FCH InitLate eMMC	0xAF76
FCH InitLate xGbE 0xAF79 End of TP range for FCH 0xAFFF	FCH InitLate SATA	0xAF77
End of TP range for FCH 0xAFFF	FCH InitLate USB	0xAF78
	FCH InitLate xGbE	0xAF79
Last defined AGESA PCs 0xFFFF	End of TP range for FCH	0xAFFF
	Last defined AGESA PCs	0xFFFF

5-11 BIOS POST Beep code (AMI standard)

5-11-1 PEI Beep Codes

# of Beeps	Description
1	Memory not Installed.
1	Memory was installed twice (InstallPeiMemory routine in PEI Core called
	twice)
2	Recovery started
3	DXEIPL was not found
3	DXE Core Firmware Volume was not found
4	Recovery failed
4	S3 Resume failed
7	Reset PPI is not available

5-11-2 DXE Beep Codes

# of Beeps	Description
1	Invalid password
4	Some of the Architectural Protocols are not available
5	No Console Output Devices are found
5	No Console Input Devices are found
6	Flash update is failed
7	Reset protocol is not available
8	Platform PCI resource requirements cannot be met

5-12 BIOS Recovery Instruction

The system has an embedded recovery technique. In the event that the BIOS becomes corrupt the boot block can be used to restore the BIOS to a working state. To restore your BIOS, please visit the Gigabyte website: https://www.gigabyte.com and search for the specific product and find the document: Easy BIOS Refresh User's Guide from Manual.