# R181-Z90 R181-Z91 R181-Z92

MZ91-FS0 Motherboard for AMD<sup>®</sup> EPYC<sup>™</sup> Series Processors Family

Service Guide

Rev. 1.0

### **Copyright**

© 2018 GIGA-BYTE TECHNOLOGY CO., LTD. All rights reserved. The trademarks mentioned in this manual are legally registered to their respective owners.

#### **Disclaimer**

Information in this manual is protected by copyright laws and is the property of GIGABYTE. Changes to the specifications and features in this manual may be made by GIGABYTE without prior notice. No part of this manual may be reproduced, copied, translated, transmitted, or published in any form or by any means without GIGABYTE's prior written permission.

#### **Documentation Classifications**

In order to assist in the use of this product, GIGABYTE provides the following types of documentations:

For detailed product information, carefully read the User's Manual.

### For More Information

For related product specifications, the latest firmware and software, and related information, please visit our website at:

#### http://www.gigabyte.com

For GIGABYTE distributors and resellers, additional sales & marketing materials are available from our reseller portal:

### http://reseller.b2b.gigabyte.com

For further information & technical assistance, please contact your GIGABYTE sales representative. You may also message GIGABYTE server directly by email, Facebook or twitter

Email: server.grp@gigabyte.com

Facebook: https://www.facebook.com/gigabyteserver

Twitter: https://twitter.com/GIGABYTEServer

### Conventions

The following conventions are used in this user's guide:

| <b>E</b> | <b>NOTE!</b><br>Gives bits and pieces of additional<br>information related to the current topic.    |  |
|----------|---|--|
|          | CAUTION!<br>Gives precautionary measures to<br>avoid possible hardware or software problems.        |  |
|          | WARNING!<br>Alerts you to any damage that might<br>result from doing or not doing specific actions. |  |

### **Server Warnings and Cautions**

Before installing a server, be sure that you understand the following warnings and cautions.

### 

#### To reduce the risk of electric shock or damage to the equipment:

- Do not disable the power cord grounding plug. The grounding plug is an important safety feature.
- Plug the power cord into a grounded (earthed) electrical outlet that is easily accessible at all times.
- Unplug the power cord from the power supply to disconnect power to the equipment.
- Do not route the power cord where it can be walked on or pinched by items placed against it. Pay particular attention to the plug, electrical outlet, and the point where the cord extends from the server.

### 

To reduce the risk of personal injury from hot surfaces, allow the drives and the internal system components to cool before touching them.

## 

This server is equipped with high speed fans. Keep away from hazardous moving fan blades during servicing.



- Do not operate the server for long periods with the access panel open or removed. Operating the server in this manner results in improper airflow and improper cooling that can lead to thermal damage.
- Danger of explosion if battery is incorrectly replaced.
- Replace only with the same or equivalent type recommended by the manufacturer.
- · Dispose of used batteries according to the manufacturer's instructions.

### Electrostatic Discharge (ESD)

### 

ESD CAN DAMAGE DRIVES, BOARDS, AND OTHER PARTS. WE RECOMMEND THAT YOU PERFORM ALL PROCEDURES AT AN ESD WORKSTATION. IF ONE IS NOT AVAILABLE, PROVIDE SOME ESD PROTECTION BY WEARING AN ANTI-STATIC WRIST STRAP AT-TACHED TO CHASSIS GROUND -- ANY UNPAINTED METAL SURFACE -- ON YOUR SERVER WHEN HANDLING PARTS.

Always handle boards carefully. They can be extremely sensitive to ESD. Hold boards only by their edges without any component and pin touching. After removing a board from its protective wrapper or from the system, place the board component side up on a grounded, static free surface. Use a conductive foam pad if available but not the board wrapper. Do not slide board over any surface.

**System power on/off:** To remove power from system, you must remove the system from rack. Make sure the system is removed from the rack before opening the chassis, adding, or removing any non hot-plug components.

**Hazardous conditions, devices and cables:** Hazardous electrical conditions may be present on power, telephone, and communication cables. Turn off the system and discon-nect the cables attached to the system before servicing it. Otherwise, personal injury or equipment damage can result.

**Electrostatic discharge (ESD) and ESD protection:** ESD can damage drives, boards, and other parts. We recommend that you perform all procedures in this chapter only at an ESD workstation. If one is not available, provide some ESD protection by wearing an antistatic wrist strap attached to chassis ground (any unpainted metal surface on the server) when handling parts.

**ESD** and handling boards: Always handle boards carefully. They can be extremely sensi-tive to electrostatic discharge (ESD). Hold boards only by their edges. After removing a board from its protective wrapper or from the system, place the board component side up on a grounded, static free surface. Use a conductive foam pad if available but not the board wrapper. Do not slide board over any surface.

**Installing or removing jumpers:** A jumper is a small plastic encased conductor that slips over two jumper pins. Some jumpers have a small tab on top that can be gripped with fin-gertips or with a pair of fine needle nosed pliers. If the jumpers do not have such a tab, take care when using needle nosed pliers to remove or install a jumper; grip the narrow sides of the jumper with the pliers, never the wide sides. Gripping the wide sides can dam-age the contacts inside the jumper, causing intermittent problems with the function con-trolled by that jumper. Take care to grip with, but not squeeze, the pliers or other tool used to remove a jumper, or the pins on the board may bend or break.



Risk of explosion if battery is replaced incorrectly or with an incorrect type. Replace the battery only with the same or equivalent type recommended by the manufacturer. Dispose of used batteries according to the manufacturer's instructions.

# Table of Contents

| Chapter 1 | Hardv | ware | Installation                               | .10  |
|-----------|-------|------|--|------|
|           | 1-1   | Inst | allation Precautions                       | . 10 |
|           | 1-2   | Pro  | duct Specifications                        | . 11 |
|           | 1-3   | Sys  | tem Block Diagram                          | . 14 |
| Chapter 2 | Syste | m A  | ppearance                                  | .16  |
|           | 2-1   | Fro  | nt View                                    | . 16 |
|           | 2-2   | Rea  | ar View                                    | . 16 |
|           | 2-3   | Fro  | nt Panel LED and Buttons                   | . 17 |
|           | 2-4   | Rea  | ar System LAN LEDs                         | . 19 |
|           | 2-5   | Har  | d Disk Drive LEDs                          | . 20 |
| Chapter 3 | Syste | m⊦   | lardware Installation                      | .21  |
|           | 3-1   | Rer  | noving Chassis Cover                       | . 22 |
|           | 3-2   | Rer  | noving and Installing the Fan Duct         | . 23 |
|           | 3-3   | Inst | alling the CPU and Heat Sink               | . 24 |
|           | 3-4   | Inst | alling the Memory                          | . 26 |
|           | 3-4   | -1   | Six Channel Memory Configuration           | 26   |
|           | 3-4   | _    | Installing a Memory                        |      |
|           | 3-4   |      | DIMM Population Table                      |      |
|           | 3-5   |      | alling the PCI Expansion Card              |      |
|           | 3-6   |      | alling the Hard Disk Drive                 |      |
|           | 3-7   |      | alling the Mezzanine Card                  |      |
|           | 3-8   |      | placing the FAN Assemblly                  |      |
|           | 3-9   |      | placing the Power Supply                   |      |
|           | 3-10  |      | ole Routing (R181-Z90)                     |      |
|           | 3-11  |      | ole Routing (R181-Z91/Z92)                 |      |
| Chapter 4 | Mothe | erbo | ard Components                             | .42  |
|           | 4-1   | Mot  | herboard Components                        | . 42 |
|           | 4-2   | Jun  | nper Setting                               | . 44 |
| Chapter 1 | BIOS  | Set  | up   | .45  |
|           | 5-1   | The  | Main Menu                                  | . 47 |
|           | 5-2   | ٨d   | anced Menu                                 | . 49 |
|           | 5-2   | 2-1  | iSCSI Configuration                        |      |
|           | 5-2   | 2-2  | QLogic 577xx/578xx 10 Gb Ethernet BCM57810 | 51   |

| 5-2-3   | VLAN Configuration                | 64  |
|---------|-----------------------------------|-----|
| 5-2-4   | CPU Configuration                 | 66  |
| 5-2-5   | SATA Configuration                | 68  |
| 5-2-6   | USB Configuration                 | 69  |
| 5-2-7   | AST2500 Super IO Configuration    | 71  |
| 5-2-8   | Serial Port Console Redirection   | 74  |
| 5-2-9   | PCI Subsystem Settings            | 79  |
| 5-2-10  | Network Stack                     | 81  |
| 5-2-11  | CSM Configuration                 | 82  |
| 5-2-12  | Trusted Computing                 | 84  |
| 5-2-13  | NVMe Configuration                |     |
| 5-3 AM  | ID CBS Menu                       |     |
| 5-3-1   | Zen Common Options                | 87  |
| 5-3-2   | DF Common Options                 | 90  |
| 5-3-3   | UMC Common Options                | 91  |
| 5-3-4   | NBIO Common Options               | 94  |
| 5-3-5   | FCH Common Options                |     |
| 5-4 Chi | ipset Setup Menu                  |     |
| 5-4-1   | North Bridge                      | 98  |
| 5-4-2   | Error Management                  | 101 |
| 5-5 Ser | rver Management Menu              | 102 |
| 5-5-1   | System Event Log                  | 104 |
| 5-5-2   | View FRU Information              | 105 |
| 5-5-3   | BMC Network Configuration         | 106 |
| 5-5-4   | IPv6 BMC Network Configuration    | 108 |
| 5-6 Sec | curity Menu                       | 110 |
| 5-6-1   | Secure Boot                       | 111 |
| 5-7 Boo | ot Menu                           | 115 |
| 5-7-1   | UEFI NETWORK Drive BBS Priorities | 117 |
| 5-7-2   | UEFI Application Boot Priorities  | 118 |
| 5-8 Sav | ve & Exit Menu                    | 119 |
| 5-9 ABI | L POST Codes                      | 120 |
| 5-9-1   | StartProcessorTestPoints          | 120 |
| 5-9-2   | Memory test points                | 120 |
| 5-9-3   | PMU Test Points                   | 120 |
| 5-9-4   | Original Post Code                | 121 |
| 5-9-5   | CPU test points                   | 122 |
| 5-9-6   | Topology test points              | 122 |
| 5-9-7   | Extended memory test point        | 122 |
| 5-9-8   | Gnb Earlier init                  | 123 |
|         |                                   |     |

|     | 5-9-9  | PMU test points                                 |     |
|-----|--------|---|-----|
|     | 5-9-10 | ABL0 test points                                |     |
|     | 5-9-11 | ABL5 test points                                |     |
| 5-1 | 0 Age  | esa POST Codes                                  |     |
|     | 5-10-1 | Universal Post Code                             |     |
|     | 5-10-2 | [0xA1XX] For CZ only memory Postcodes           |     |
|     | 5-10-3 | S3 Interface Post Code                          |     |
|     | 5-10-4 | PMU Post Code                                   |     |
|     | 5-10-5 | [0xA5XX] assigned for AGESA PSP Module          |     |
|     | 5-10-6 | [0xA9XX, 0xAAXX] assigned for AGESA NBIO Module |     |
|     | 5-10-7 | [0xACXX] assigned for AGESA CCX Module          |     |
|     | 5-10-8 | [0xADXX] assigned for AGESA DF Module           |     |
|     | 5-10-9 | [0xAFXX] assigned for AGESA FCH Module          |     |
| 5-1 | 1 BIC  | DS POST Beep code (AMI standard)                |     |
|     | 5-11-1 | PEI Beep Codes                                  |     |
|     | 5-11-2 | DXE Beep Codes                                  | 141 |
| 5-1 | 2 BIC  | DS Recovery Instruction                         |     |

### Chapter 1 Hardware Installation

### 1-1 Installation Precautions

The motherboard/system contain numerous delicate electronic circuits and components which can become damaged as a result of electrostatic discharge (ESD). Prior to installation, carefully read the service guide and follow these procedures:

- Prior to installation, do not remove or break motherboard S/N (Serial Number) sticker or warranty sticker provided by your dealer. These stickers are required for warranty validation.
- Always remove the AC power by unplugging the power cord from the power outlet before installing or removing the motherboard or other hardware components.
- When connecting hardware components to the internal connectors on the motherboard, make sure they are connected tightly and securely.
- When handling the motherboard, avoid touching any metal leads or connectors.
- It is best to wear an electrostatic discharge (ESD) wrist strap when handling electronic components such as a motherboard, CPU or memory. If you do not have an ESD wrist strap, keep your hands dry and first touch a metal object to eliminate static electricity.
- Prior to installing the motherboard, please have it on top of an antistatic pad or within an electrostatic shielding container.
- Before unplugging the power supply cable from the motherboard, make sure the power supply has been turned off.
- Before turning on the power, make sure the power supply voltage has been set according to the local voltage standard.
- Before using the product, please verify that all cables and power connectors of your hardware components are connected.
- To prevent damage to the motherboard, do not allow screws to come in contact with the motherboard circuit or its components.
- Make sure there are no leftover screws or metal components placed on the motherboard or within the computer casing.
- Do not place the computer system on an uneven surface.
- Do not place the computer system in a high-temperature environment.
- Turning on the computer power during the installation process can lead to damage to system components as well as physical harm to the user.
- If you are uncertain about any installation steps or have a problem related to the use of the product, please consult a certified computer technician.

### 1-2 Product Specifications

| CPU                   | <ul> <li>AMD EPYC<sup>™</sup> 7000 series processor family</li> <li>Dual processors, 14nm, Socket SP3</li> <li>Up to 32-core, 64 threads per processor</li> <li>TDP up to 180W</li> <li>NOTE: If only 1 CPU is installed, some PCIe or memory functions might be unavailable.</li> </ul>         |
|-----------------------|--|
| Chipset               | System on Chip   |
| Memory                | <ul> <li>32 x DIMM slots</li> <li>DDR4 memory supported only</li> <li>8-Channel memory architecture</li> <li>RDIMM modules up to 64GB supported</li> <li>LRDIMM modules up to 128GB supported</li> <li>Memory speed: 2666(1DPC)/2400/2133* MHz</li> </ul>  |
|                       | <ul> <li>Note:</li> <li>Memory speed runs at 2133MHz when 1R/2R memory modules are fully populated</li> </ul>  |
|                       | <ul> <li>2 x 1GbE LAN ports (1 x Intel® I350-AT2)</li> <li>1 x 10/100/1000 management LAN</li> </ul>   |
| Expansion Slot        | <ul> <li>Riser Card CRS1021:</li> <li>2 x PCle x8 slots (Gen3 x8), Low profile half-length</li> <li>Riser Card CRS1015:</li> <li>1 x PCle x16 slot (Gen3 x16), Low profile half-length</li> <li>2 x OCP mezzanine slots</li> <li>PCle Gen3 x16</li> <li>Type1, P1, P2, P3, P4, K2, K3</li> </ul> |
| Video Video           | <ul> <li>Integrated in Aspeed® AST2500</li> <li>2D Video Graphic Adapter with PCIe bus interface</li> <li>1920x1200@60Hz 32bpp</li> </ul>  |
| Storage<br>(R181-Z90) | <ul> <li>4 x 3.5" hot-swappable HDD bays</li> <li>2.5" HDD/SSD supported</li> <li>SAS card is required for SAS devices support</li> </ul>  |
| (R181-Z91)            | <ul> <li>2 x 2.5" U.2, 8 x 2.5" SATA/SAS hot-swappable HDD/SSD bays</li> <li>SAS card is required for SAS devices support</li> </ul>   |
| (R181-Z92)            | • 10 x 2.5" U.2 hot-swappable HDD/SSD bays   |
| SATA                  | 1 x 7-pin SATA III 6Gb/s with SATA DOM support   |
| SAS                   | Supported via add-on SAS Card  |

| Internal<br>Connectors     | <ul> <li>1 x 14-pin ATX main power connector</li> <li>3 x 4-pin ATX main power connector</li> <li>3 x 8-pin ATX 12V power connectors</li> <li>1 x 6-pin ATX 12V power connectors</li> <li>6 x SlimSAS connectors</li> <li>1 x M.2 slot</li> <li>2 x CPU fan headers</li> <li>1 x USB 3.0 header</li> <li>1 x TPM header</li> <li>5 x PCle expansion slots</li> <li>2 x OCP mezzanine slots</li> <li>2 x OCP mezzanine slots</li> <li>2 x Power supply connectors</li> <li>1 x Front panel header</li> <li>1 x Back plane board header</li> <li>1 x IPMB connector</li> <li>1 x IPMB connector</li> <li>1 x IPMB connector</li> <li>1 x BIOS recovery jumper</li> </ul> |
|----------------------------|--|
| Front Panel<br>LED/Buttons | <ul> <li>2 x USB 3.0</li> <li>1 x Power button with LED</li> <li>1 x ID button with LED</li> <li>1 x NMI button</li> <li>1 x Reset button</li> <li>2 x LAN activity LEDs</li> <li>1 x HDD activity LED</li> <li>1 x System status LED</li> </ul>   |
| Rear Panel I/O             | <ul> <li>2 x USB 3.0</li> <li>1 x VGA</li> <li>1 x COM (RJ45 type)</li> <li>2 x RJ45</li> <li>1 x MLAN</li> <li>1 x ID button with LED</li> </ul>  |
| Backplane I/O              | <ul> <li>Backplane P/N: 9CBP1042NR-00</li> <li>Speed and bandwidth:</li> <li>SAS 12Gb/s, SATA 6Gb/s</li> <li>1 x TPM header with LPC interface</li> <li>Optional TPM2.0 kit: CTM000</li> </ul>   |
|                            |  |

| System        | <ul> <li>Aspeed® AST2500 management controller</li> </ul>                                   |
|---------------|---|
| Management    | <ul> <li>Avocent® MergePoint IPMI 2.0 web interface:</li> </ul>                             |
|               | Network settings  |
|               | Network security settings   |
|               | Hardware information  |
|               | Users control   |
|               | Services settings   |
|               | •   |
|               | IPMI settings   |
|               | Sessions control  |
|               | LDAP settings   |
|               | Power control   |
|               | Fan profiles  |
|               | <ul> <li>Voltages, fans and temperatures monitoring</li> </ul>                              |
|               | System event log  |
|               | <ul> <li>Events management (platform events, trap settings, email settings)</li> </ul>      |
|               | Serial Over LAN   |
|               | <ul> <li>vKVM &amp; vMedia (HTML5)</li> </ul>   |
| Power Supply  | 2 x 1200W redundant PSUs  |
|               | 80 PLUS Platinum  |
|               |   |
|               | •   |
|               | AC Input:   |
|               | <ul> <li>- 100-240V/ 12-7A, 50-60Hz</li> </ul>  |
|               | <ul> <li>- 200-240V/ 7A, 50-60Hz</li> </ul>   |
|               | •   |
|               | DC Output:  |
|               | <ul> <li>- 1200W</li> </ul>   |
|               | <ul> <li>12V, 80.5A (100-240V)</li> </ul>   |
|               | <ul> <li>- 12V, 97A (200-240V)</li> </ul>   |
|               | <ul> <li>- 12Vsb, 3A</li> </ul>   |
| Environment   | Operating temperature: 10°C to 35°C   |
| Ambient       | <ul> <li>Non-operating temperature: -40°C to 60°C</li> </ul>                                |
|               |   |
| Temperature   | Operating humidity: 8-80% (non-condensing)  |
|               |   |
| Relative      | <ul> <li>Non-operating humidity: 20%-95% (non-condensing)</li> </ul>                        |
| Humidity      |   |
| System        | <ul> <li>◆ 1U</li> </ul>  |
| Dimension     |   |
|               | <ul> <li>438mm (W) x 43.5mm (H) x 730mm (D)</li> </ul>                                      |
|               | t to make any changes to the product specifications and product-related information without |
| prior notice. |   |

### 1-3 System Block Diagram R181-Z90



R181-Z91



### R181-Z92



### Chapter 2 System Appearance

### 2-1 Front View





### 2-2 Rear View



| No. | Description                            |
|-----|--|
| 1.  | VGA port                               |
| 2.  | USB 3.0 ports                          |
| 3.  | GbE LAN ports                          |
| 4.  | Serial Port                            |
| 5.  | 10/100/1000 Server management LAN port |

### 2-3 Front Panel LED and Buttons

#### R181-Z90



| No. | Name                 | Color           | Status            | Description   |  |  |  |
|-----|----------------------|-----------------|-------------------|---|--|--|--|
| 1.  | NMI button           |                 |                   | Press the button server generates a NMI to the processor if the multiple-bit ECC errors occur, which effectively halt |  |  |  |
|     |                      |                 |                   | the server.   |  |  |  |
| 2.  | Reset Button         |                 |                   | Press the button to reset the system.   |  |  |  |
|     | LAN 1/2              | Green           | Solid On          | Link between system and network or no access.   |  |  |  |
| 3/4 | Active/Link<br>LEDs  | Green           | Blink             | Data trasmission or receiving is occuring   |  |  |  |
|     |                      | N/A             | Off               | No data transmission or receiving is occuring   |  |  |  |
|     |                      | 0               | On                | HDD locate  |  |  |  |
|     |                      | Green           | Blink             | HDD access  |  |  |  |
| 5.  | HDD Status           | Amber           | On                | HDD fault   |  |  |  |
|     | LED                  | Green/<br>Amber | Blink             | HDD rebuilding  |  |  |  |
|     |                      | N/A             | Off               | No HDD access or no HDD fault.  |  |  |  |
|     |                      | Green           | Solid On          | System is operating normally.   |  |  |  |
|     | System<br>Status LED | Amber           | Solid On<br>Blink | Critical condition, may indicate:   |  |  |  |
|     |                      |                 |                   | System fan failure  |  |  |  |
|     |                      |                 |                   | System temperature  |  |  |  |
|     |                      |                 |                   | Non-critical condition, may indicate:   |  |  |  |
| 6.  |                      |                 |                   | Redundant power module failure  |  |  |  |
|     |                      |                 |                   | Temperature and voltage issue<br>Chassis intrusion  |  |  |  |
|     |                      |                 |                   | System is not ready, may indicate:  |  |  |  |
|     |                      |                 |                   | POST error  |  |  |  |
|     |                      | N/A             | Off               | NMI error   |  |  |  |
|     |                      |                 |                   | Processor or terminator missing   |  |  |  |
| 7.  | ID Button            |                 |                   | Press the button to activate system identification  |  |  |  |
|     |                      | Green           | On                | System is powered on  |  |  |  |
|     | Power button         | Green           | Blink             | System is in ACPI S1 state (sleep mode)   |  |  |  |
| 8.  | with LED             | N/A             | Off               | System is not powered on or in ACPI S5 state<br>(power off)   |  |  |  |
|     |                      |                 |                   | System is in ACPI S4 state (hibernate mode)   |  |  |  |



| No.    | Name                 | Color                         | Status   | Description   |  |   |   |  |       |   |
|--------|----------------------|-------------------------------|----------|---|--|---|---|--|-------|---|
| 1.     | Reset Button         |                               |          | Press the button to reset the system.   |  |   |   |  |       |   |
| 2.     | NMI button           |                               |          | Press the button server generates a NMI to the processor<br>if the multiple-bit ECC errors occur, which effectively halt<br>the server. |  |   |   |  |       |   |
|        |                      | Green                         | On       | System is powered on  |  |   |   |  |       |   |
|        | Power button         | Green                         | Blink    | System is in ACPI S1 state (sleep mode)   |  |   |   |  |       |   |
| 3.     | with LED             | N/A                           | Off      | <ul> <li>System is not powered on or in ACPI S5 state<br/>(power off)</li> <li>System is in ACPI S4 state (hibernate mode)</li> </ul>   |  |   |   |  |       |   |
| 4.     | ID Button            | ·                             | <u>.</u> | Press the button to activate system identification  |  |   |   |  |       |   |
|        |                      |                               | On       | HDD locate  |  |   |   |  |       |   |
|        |                      | Green                         | Blink    | HDD access  |  |   |   |  |       |   |
| 5.     | HDD Status<br>LED    | HDD Status Amber On HDD fault |          | HDD fault   |  |   |   |  |       |   |
|        |                      | Green/<br>Amber               | Blink    | HDD rebuilding  |  |   |   |  |       |   |
|        |                      | N/A                           | Off      | No HDD access or no HDD fault.  |  |   |   |  |       |   |
|        | System<br>Status LED | Green                         | Solid On | System is operating normally.   |  |   |   |  |       |   |
|        |                      |                               | Solid On | Critical condition, may indicate:<br>System fan failure<br>System temperature   |  |   |   |  |       |   |
| 6.     |                      | •                             | •        | •   | •  | • | • |  | Blink | Non-critical condition, may indicate:<br>Redundant power module failure<br>Temperature and voltage issue<br>Chassis intrusion |
|        |                      |                               | N/A      | Off   | System is not ready, may indicate:<br>POST error<br>NMI error<br>Processor or terminator missing |   |   |  |       |   |
|        | LAN 1/2              | Green                         | Solid On | Link between system and network or no access.   |  |   |   |  |       |   |
| 7/8.   | Active/Link          | Green                         | Blink    | Data trasmission or receiving is occuring   |  |   |   |  |       |   |
|        | LEDs                 | N/A                           | Off      | No data transmission or receiving is occuring   |  |   |   |  |       |   |
| System | Annearance           |                               |          | - 18 -  |  |   |   |  |       |   |

System Appearance

### 2-4 Rear System LAN LEDs



| No. | Name                      | Color  | Status | Description                                 |
|-----|---------------------------|--------|--------|---|
|     | 101 -                     | Yellow | On     | 1 Gbps data rate                            |
| 1.  | 1GbE<br>Speed LED         | Green  | On     | 100 Mbps data rate                          |
|     |                           | N/A    | Off    | 10 Mbps data rate                           |
| 2.  | 1GbE<br>Link/<br>Activity |        | On     | Link between system and                     |
|     |                           | Gleen  |        | network or no access                        |
|     |                           |        | Blink  | Data transmission or receiving is occurring |
|     | LED                       | N/A    | Off    | No data transmission or                     |
|     |                           |        |        | receiving is occurring                      |

### 2-5 Hard Disk Drive LEDs

#### R181-Z90



R181-Z91

R181-Z92



| RAID SKU  | LED1                                    | Locate | HDD<br>Fault | Rebuilding | HDD<br>Access     | HDD Present<br>(No Access) |
|---|---|--------|--------------|------------|-------------------|----------------------------|
|   | Disk LED<br>(LED on                     | Green  | ON(*1)       | OFF        | Green             | OFF                        |
|   | Back Panel)                             | Amber  | OFF          | OFF        | Amber             | OFF                        |
| No RAID configuration<br>(via HBA, ICH)                     | Removed HDD Slot<br>(LED on Back Panel) | Green  | ON(*1)       | OFF        | Green             |                            |
|   |   | Amber  | OFF          | OFF        | Amber             |                            |
| RAID configuration<br>(via HW RAID Card or<br>SW RAID Card) |   | Green  | ON           | OFF        | Alternately       | OFF                        |
|   | Disk LED                                | Amber  | OFF          | ON         | (Low Speed: 2 Hz) | OFF                        |
|   |   | Green  | ON(*1)       | OFF        | (*3)              |                            |
|   | Removed HDD Slot                        | Amber  | OFF          | ON         | (*3)              |                            |

| LED 2 | HDD Present | No HDD |  |
|-------|-------------|--------|--|
| Green | ON          | OFF    |  |

NOTE:

\*1: Depends on HBA/Utility Spec.

\*2: Blink cycle depends on HDD's activity signal.

\*3: If HDD is pulled out during rebuilding, the disk status of this HDD is regarded as faulty.

### Chapter 3 System Hardware Installation



#### **Pre-installation Instructions**

Computer components and electronic circuit boards can be damaged by discharges of static electricity. Working on computers that are still connected to a power supply can be extremely dangerous. Follow the simple guidelines below to avoid damage to your computer or injury to yourself.

- Always disconnect the computer from the power outlet whenever you are working inside the computer case.
- If possible, wear a grounded wrist strap when you are working inside the computer case. Alternatively, discharge any static electricity by touching the bare metal system of the computer case, or the bare metal body of any other grounded appliance.
- Hold electronic circuit boards by the edges only. Do not touch the components on the board unless it is necessary to do so. Do not flex or stress the circuit board.
- Leave all components inside the static-proof packaging until you are ready to use the component for the installation.

### 3-1 Removing Chassis Cover

Before you remove or install the system cover • Make sure the system is not turned on or connected to AC power.

#### Follow these instructions to remove the rear system cover:

- 1. Loosen and remove the thumbscrew securing the back cover.
- 2. Push down the indentation located at the side of the back chassis
- 3. Slide the cover horizontally to the back and remove the cover in the direction of the arrow.



Follow these instructions to remove the front system cover:

- 1. Remove the five screws securing the front system cover to the system.
- 2. Flip open the front system cover.



### **3-2** Removing and Installing the Fan Duct

### Follow these instructions to remove/install the fan duct:

1. Lift up to remove the two fan ducts

R181-Z90

2. To install the fan duct, align the fan duct with the guiding groove. Push down the fan duct into chassis until its firmly seats





### 3-3 Installing the CPU and Heat Sink



Read the following guidelines before you begin to install the CPU:

- •Make sure that the motherboard supports the CPU.
- •Always turn off the computer and unplug the power cord from the power outlet before installing the CPU to prevent hardware damage.
- •Unplug all cables from the power outlets.
- •Disconnect all telecommunication cables from their ports.
- •Place the system unit on a flat and stable surface.
- •Open the system according to the instructions.



#### WARNING!

Failure to properly turn off the server before you start installing components may cause serious damage. Do not attempt the procedures described in the following sections unless you are a qualified service technician.

#### Follow these instructions to install the CPU:

- 1. Align and install the processor on the carrier, making sure to line up the triangle markers on the corner of the CPU to the triangle mark on the corner of the CPU carrier.
- 2. Slide the carrier assembly into the channels of the carrier bracket
- 3. Close the carrier bracket so that it firmly latches on to the CPU socket.
- 4. Close the CPU socket cover.
- Tighten and secure the CPU socket cover screws in the following order (3→2→1).
   NOTE: When removing the CPU socket cover, loosen the screws in reverse order (1→2→3).
   NOTE: Apply thermal compound evenly on the top of the CPU. Remove the protective cover from the underside of the heat sink.
- 6. Align and place the heatsink onto the top of the CPU socket.
- 7. To secure the heatsink, tighten the four screws to the CPU socket.
- 8. Repeat steps 1-7 for the second CPU and heatsink.
- 9. To remove the heatsinks and CPUs, follow steps 1-7 in reverse order.







### 3-4 Installing the Memory

Read the following guidelines before you begin to install the memory:

- Make sure that the motherboard supports the memory. It is recommended that memory of the same capacity, brand, speed, and chips be used.
- Always turn off the computer and unplug the power cord from the power outlet before installing the memory to prevent hardware damage.
- Memory modules have a foolproof design. A memory module can be installed in only one direction. If you are unable to insert the memory, switch the direction.

### 3-4-1 Eight Channel Memory Configuration

This motherboard provides 32 DDR4 memory sockets and supports Eight Channel Technology. After the memory is installed, the BIOS will automatically detect the specifications and capacity of the memory. Enabling Four Channel memory mode will be four times of the original memory bandwidth.



### 3-4-2 Installing a Memory

Before installing a memory module, make sure to turn off the computer and unplug the power cord from the power outlet to prevent damage to the memory module.

Be sure to install DDR4 DIMMs on this motherboard.

Follow these instructions to install the Memory:

- 1. Insert the DIMM memory module vertically into the DIMM slot, and push it down.
- 2. Close the plastic clip at both edges of the DIMM slots to lock the DIMM module.
- 3. Reverse the installation steps when you want to remove the DIMM module.



#### 3-4-3 DIMM Population Table

#### **RDIMM Maximum Frequency Supported Tablel**

| Clata | DIMMs     | DIMM |           |     | Frequency (MT/s) |
|-------|-----------|------|-----------|-----|------------------|
| Slots | Populated | 1R   | 2R<br>2DR | 4DR | 1.2V             |
|       |           | 1    |           |     | 2667             |
| 1     | 1         |      | 1         |     | 2667             |
|       |           |      |           | 1   | Not Supported    |
|       | 1         | 1    |           |     | 2667             |
|       |           |      | 1         |     | 2400             |
|       |           |      |           | 1   | Not Supported    |
|       | 2         | 2    |           |     | 2133             |
| 2     |           | 1    | 1         |     | 2133             |
|       |           |      | 2         |     | 2133             |
|       |           |      |           | 2   | Not Supported    |
|       |           | 1    |           | 1   | Not Supported    |
|       |           |      | 1         | 1   | Not Supported    |

#### **3DS RDIMM Maximum Frequency Supported Table**

|       | DIMMs<br>Populated | DIMM |              |     | Frequency (MT/s) |
|-------|--------------------|------|--------------|-----|------------------|
| Slots |                    | NA   | 2S2R<br>2S4R | 4DR | 1.2V             |
|       |                    | 1    |              |     | Not Supported    |
| 1     | 1                  |      | 1            |     | 2667             |
|       |                    |      |              | 1   | Not Supported    |
|       | 1                  | 1    |              |     | Not Supported    |
|       |                    |      | 1            |     | 2400             |
|       |                    |      |              | 1   | Not Supported    |
|       | 2                  | 2    |              |     | Not Supported    |
| 2     |                    | 1    | 1            |     | Not Supported    |
|       |                    |      | 2            |     | 1866             |
|       |                    |      |              | 2   | Not Supported    |
|       |                    | 1    |              | 1   | Not Supported    |

#### LRDIMM Maximum Frequency Supported Table

| Clata | DIMMs<br>Populated | DIMM |      |     | Frequency (MT/s) |
|-------|--------------------|------|------|-----|------------------|
| Slots |                    | 1R   | 2S4R | 4DR | 1.2V             |
|       | 1                  | 1    |      |     | Not Supported    |
| 1     |                    |      | 1    |     | 2667             |
|       |                    |      |      | 1   | 2667             |
|       | 1                  | 1    |      |     | Not Supported    |
|       |                    |      | 1    |     | 2667             |
|       |                    |      |      | 1   | 2667             |
|       | 2                  | 2    |      |     | Not Supported    |
| 2     |                    | 1    | 1    |     | Not Supported    |
|       |                    |      | 2    |     | 2133             |
|       |                    |      |      | 2   | 2133             |
|       |                    | 1    |      | 1   | Not Supported    |
|       |                    |      | 1    | 1   | 2133             |

NOTE!

I 1R: 1 package rank of SDP DRAMs

I 2R: 2 package rank of SDP DRAMs

I 2DR: 2 package rank of DDP DRAMs

I 4DR: 2 package rank of DDP DRAMs

I 1S2R/1S4R/1S8R: 1 package rank of 2/4/8 high 3DS DRAMs

I 2S2R/2S4R/2S8R: 2 package rank of 2/4/8 high 3DS DRAMs

I DIMM must be populated in sequential alphabetic order, starting with bank A.

I When only one DIMM is used, it must be populated in memory slot A1.

System Hardware Installation

### 3-5 Installing the PCI Expansion Card



Voltages can be present within the server whenever an AC power source is connected. This voltage is present even when the main power switch is in the off position. Ensure that the system is powered-down and all power sources have been disconnected from the server prior to installing a PCI card.

Failure to observe these warnings could result in personal injury or damage to equipment.



The PCI riser assembly does not include a riser card or any cabling as standard. To install a PCI card, a riser card must be installed.

#### Follow these instructions to PCI Expansion card:

- 1. Remove the securing special screw on the riser bracket.
- 2. Remove the thumbscrew on the riser bracket
- 3. Lift up the riser bracket out of system.
- 4. Remove the slot covers from the riser bracket.
- Orient the PCI-E card with the riser guide slot and push in the direction of the arrow until the PCI-E card sits in the PCI card connector.
- 6. Secure the PCI-E card with the screw.
- 7. Reverse the steps 3 1 to install the riser bracket.



### 3-6 Installing the Hard Disk Drive



Read the following guidelines before you begin to install the Hard disk drive:

- Take note of the drive tray orientation before sliding it out.
- The tray will not fit back into the bay if inserted incorrectly.
- Make sure that the HDD is connected to the HDD connector on the backplane.

#### Follow these instructions to install a 3.5" hard disk drive:

- 1. Press the release button.
- 2. Extend the locking lever and pull the locking lever to remove the HDD tray.
- 3. Place the hard disk drive into the HDD tray.
- 4. Secure the hard disk drive to the HDD tray with four screws.



### 3-7 Installing the Mezzanine Card

#### Follow these instructions to install a mezzanine card:

- 1. Insert the mezzanine card into the system ensuring that the connector on the mezzanine card connects to the connector on the motherboard.
- 2. Secure the mezzanine card to the system with three screws.





#### R181-Z91/R181-Z92



### **3-8 Replacing the FAN Assembly**

### Follow these instructions to replace the fan assembly:

- 1. Lift up the fan assembly from the chassis.
- 2. Reverse the previous steps to install the replacement fan assembly.



### 3-9 Replacing the Power Supply

#### Follow these instructions to replace the power supply:

- 1. Press the retaining clip on the right side of the power supply along the direction of the arrow.
- 2. Pull up the power supply handle at the same time and pull out the power supply.
- 3. Insert the replacement power supply firmly into the chassis. Connect the AC power cord to the replacement power supply.



# 3-10 Cable Routing (R181-Z90) HDD Back Plane Board Power Cable



HDD Back Plane Board Signal Cable



### Front IO Board Cable



Front Panel USB 3.0 Cable


On-Board SATA to HDD Back Plane Board Cable



# 3-11 Cable Routing (R181-Z91/Z92) HDD Back Plane Board Power Cable



HDD Back Plane Board Signal Cable



# Front IO Board Cable



Front Panel USB 3.0 Cable



On-Board SATA to HDD Back Plane Board Cable (SATA0)



On-Board SATA to HDD Back Plane Board Cable (SATA1)



U.2 NMVe to HDD Back Plane Board Cable (NMVe0)



U.2 NMVe to HDD Back Plane Board Cable (NMVe1)



# Chapter 4 Motherboard Components

# 4-1 Motherboard Components



| Item | Description  |
|------|--|
| 1    | HDD Back Plane Board Connector                                 |
| 2    | Case Open Intrusion Header                                     |
| 3    | Front Panel USB 3.0 Connector                                  |
| 4    | Front Panel Connector  |
| 5    | 2 x 4 Pi n GPGPU Power Connectors                              |
| 6    | BMC Firmware Readiness LED                                     |
| 7    | TPM Modue Connector  |
| 8    | IPMB Connector   |
| 9    | OCP Mezzanine Connector#1 (Support NCSI)                       |
| 10   | Riser Slot Connector #1  |
| 11   | SGPIO Connector  |
| 12   | M.2 Slot (PCIe Gen3 x4, Support NGFF-2280, M-Key)              |
| 13   | SlimLine Connector #0 (PCIe/SATA/Configurable and define SKUs) |

| 14 | SlimLine Connector #1 (PCIe/SATA/Configurable and define SKUs)               |
|----|--|
| 15 | SlimLine Connector #3 (PCIe/SATA/Configurable and define SKUs)               |
| 16 | SlimLine Connector #2 (PCIe/SATA/Configurable and define SKUs)               |
| 17 | 2 x 4 Pin GPGPU Power Connector  |
| 18 | 2 x 3 Pin Rear Back Plane Board Power Connector                              |
| 19 | SlimLine Connector #4 (PCIe/SATA/Configurable and define SKUs)               |
| 20 | SlimLine Connector #5 (PCIe/SATA/Configurable and define SKUs)               |
| 21 | OCP Mezzanine Connector#2  |
| 22 | Riser Slot Connector #2  |
| 23 | PCIe Slot Connector for Proprietary NVMe Small Card (R181-Z91/R181-Z92 Only) |
| 24 | Power Supply Connector#1 (Primary)   |
| 25 | Power Supply Connector#2 (Secondary)   |
| 26 | 2 x 2 Pin Extention Card Power Connectors                                    |
| 27 | 2 x 7 Pin System Main Power Connector  |

# 4-2 Jumper Setting



# Chapter 1 BIOS Setup

BIOS (Basic Input and Output System) records hardware parameters of the system in the EFI on the motherboard. Its major functions include conducting the Power-On Self-Test (POST) during system startup, saving system parameters and loading operating system, etc. BIOS includes a BIOS Setup program that allows the user to modify basic system configuration settings or to activate certain system features. When the power is turned off, the battery on the motherboard supplies the necessary power to the CMOS to keep the configuration values in the CMOS.

To access the BIOS Setup program, press the <DEL> key during the POST when the power is turned on.



- BIOS flashing is potentially risky, if you do not encounter problems of using the current BIOS version, it is recommended that you don't flash the BIOS. To flash the BIOS, do it with caution. Inadequate BIOS flashing may result in system malfunction.
- It is recommended that you not alter the default settings (unless you need to) to prevent system
  instability or other unexpected results. Inadequately altering the settings may result in system's
  failure to boot. If this occurs, try to clear the CMOS values and reset the board to default values.
  (Refer to the Exit section in this chapter or introductions of the battery/clearing CMOS jumper in
  Chapter 1 for how to clear the CMOS values.)

## **BIOS Setup Program Function Keys**

|                 | -   |  |
|-----------------|---|--|
| <←><→>          | Move the selection bar to select the screen                       |  |
| <↑><↓>          | Move the selection bar to select an item                          |  |
| <+>             | <+> Increase the numeric value or make changes                    |  |
| <->             | Decrease the numeric value or make changes                        |  |
| <enter></enter> | Execute command or enter the submenu                              |  |
| <esc></esc>     | Main Menu: Exit the BIOS Setup program                            |  |
|                 | Submenus: Exit current submenu                                    |  |
| <f1></f1>       | Show descriptions of general help                                 |  |
| <f3></f3>       | Restore the previous BIOS settings for the current submenus       |  |
| <f9></f9>       | Load the Optimized BIOS default settings for the current submenus |  |
| <f10></f10>     | Save all the changes and exit the BIOS Setup program              |  |
|                 |   |  |

## Main

This setup page includes all the items in standard compatible BIOS.

## Advanced

This setup page includes all the items of AMI BIOS special enhanced features.

(ex: Auto detect fan and temperature status, automatically configure hard disk parameters.)

## AMD CBS

This setup page includes the common items for configuration of AMD motherboard-related information.

## Chipset

This setup page includes all the submenu options for configuring the function of processor, network, North Bridge, South Bridge, and System event logs.

## Server Management

Server additional features enabled/disabled setup menus.

## Security

Change, set, or disable supervisor and user password. Configuration supervisor password allows you to restrict access to the system and BIOS Setup.

A supervisor password allows you to make changes in BIOS Setup.

A user password only allows you to view the BIOS settings but not to make changes.

## Boot

This setup page provides items for configuration of boot sequence.

## Save & Exit

Save all the changes made in the BIOS Setup program to the CMOS and exit BIOS Setup. (Pressing <F10> can also carry out this task.)

Abandon all changes and the previous settings remain in effect. Pressing <Y> to the confirmation message will exit BIOS Setup. (Pressing <Esc> can also carry out this task.)

# 5-1 The Main Menu

Once you enter the BIOS Setup program, the Main Menu (as shown below) appears on the screen. Use arrow keys to move among the items and press <Enter> to accept or enter other sub-menu.

## Main Menu Help

The on-screen description of a highlighted setup option is displayed on the bottom line of the Main Menu.

#### Submenu Help

While in a submenu, press <F1> to display a help screen (General Help) of function keys available for the menu. Press <Esc> to exit the help screen. Help for each item is in the Item Help block on the right side of the submenu.



When the system is not stable as usual, select the **Restore Defaults** item to set your system to its defaults.

The BIOS Setup menus described in this chapter are for reference only and may differ by BIOS version.

| Aptio Setup Utility<br>Main Advanced AMD CBS Chipset | ∣ <mark>– Copyright (C) 2017 Americ</mark><br>Server Mgmt Security Boo |                                    |
|--|--|------------------------------------|
| BIOS Information                                     |  | Set the Date. Use Tab to           |
| Project Name   | R181-Z90   | switch between Date                |
| Project Version                                      | F02m   | elements.                          |
| Build Date and Time                                  | 08/18/2017 11:00:38  | Default Ranges:<br>Year: 2017–2099 |
| BMC Information                                      |  | Months: 1–12                       |
| BMC Firmware Version                                 | 01.09  | Days: dependent on month           |
| Onboard LAN Information                              |  |                                    |
| LAN1 MAC Address                                     | E0-D5-5E-12-18-2F  |                                    |
| LAN2 MAC Address                                     | E0-D5-5E-12-18-31  |                                    |
|  | 20 03 32 12 10 01  |                                    |
| Total Memory   | 32768 MB   |                                    |
| Memory Speed   | 2400 MT/s  | ++: Select Screen                  |
|  |  | ↑↓: Select Item                    |
| System Date  | [Fri 08/18/2017]   | Enter: Select                      |
| System Time  | [16:01:05]   | +/-: Change Opt.                   |
|  |  | F1: General Help                   |
|  |  | F3: Previous Values                |
|  |  | F9: Optimized Defaults             |
|  |  | F10: Save & Exit                   |
|  |  | ESC: Exit                          |
|  |  |                                    |
|  |  |                                    |
|  |  |                                    |
|  |  |                                    |
| Version 2.18.1264.                                   | Copyright (C) 2017 American  | n Megatrends, Inc.                 |

## ∽ Project Name

Displays the project name information.

## ∽ Project Version

Displays version number of the BIOS setup utility.

∽ Build Date and Time

Displays the date and time when the BIOS setup utility was created.

- ☞ BMC Information<sup>(Note)</sup>
- ☞ BMC Firmware Version<sup>(Note)</sup>

Displays BMC firmware version information.

∽ Onboard LAN Information

- LAN1 MAC Address<sup>(Note)</sup>
   Displays LAN1 MAC address information.
- ∽ Total Memory<sup>(Note)</sup>

Displays the information for the installed memory size.

- Memory Speed<sup>(Note)</sup> Displays the information for the installed memory speed.
- ∽ System Date

Sets the date following the weekday-month-day-year format.

System Time

Sets the system time following the hour-minute-second format.

<sup>(</sup>Note) Functions available on selected models.

# 5-2 Advanced Menu

The Advanced menu display submenu options for configuring the function of various hardware components. Select a submenu item, then press [Enter] to access the related submenu screen.

| Main         Advanced         AHD         CBS         Chipset         Server Mgmt         Security         Boot           1SSSI Configuration          GLogic 5778X/578X 10 Gb Ethernet BCM57810 - E0:D5:5E:12:18:2F         VLAN Configuration (MAC:E0D55E12182F)         Usic 5778X/578X 10 Gb Ethernet BCM57810 - E0:D5:5E:12:18:31         VLAN Configuration (MAC:E0D55E12182F)           VLAN Configuration         (MAC:E0D55E121831)         Second | Configure the iSCSI<br>parameters.<br>   |
|--|--|
| Version 2.18.1264, Copyright (C) 2017 American Me  | F3: Previous Values<br>F9: Optimized Defaults<br>F10: Save & Exit<br>ESC: Exit |

# 5-2-1 iSCSI Configuration



☞ iSCSI Initiator Name

#### ∽ Add an Attempt

Press [Enter] for configuration of advanced items.

∽ Delete Attempts

Press [Enter] for configuration of advanced items.

#### ∽ Change Attempt Order

Press [Enter] for configuration of advanced items.

# 5-2-2 QLogic 577xx/578xx 10 Gb Ethernet BCM57810





#### ∽ Main Configuration Page

#### ∽ Firmware Image Menu

Press [Enter] to view device firmware version information.

#### ∽ Device Hardware Configuration Menu

Press [Enter] to configure device and port specific parameters.

#### ∽ MBA Configuration Menu

Press [Enter] to configure Multiple Boot Agent (MBA) parameters.

#### ☞ iSCSI Boot Configuration Menu

Press [Enter] to configure iSCSI boot parameters.

## ∽ Multi-Function Mode

Virtualization mode configuration. System must be rebooted in order for changes to take effect. Options available: SF/SR-IOV. Default setting is **SF**.

## ー Blink LEDs

Blink LEDs for a duration up to 15 seconds. Default setting is **0**.

## 🗢 Chip Type

Displays the chip type.

∽ PCI Device ID

Displays the PCI device ID.

∽ Bus: Device: Function

Displays the bus number, device number, and function number.

∽ Link Status

Displays the link status.

∽ Parameter MAC Address

Displays the Permanent MAC Address.

## ∽ Virtual MAC Address

Displays the Virtual MAC Address.

# 5-2-2-1 Firmware Image Menu





## ∽ Main Configuration Page > Firmware Image Menu

Displays the device's firmware version information.

# 5-2-2-2 Device Hardware Configuration Menu



## ∽ Main Configuration Page > Device Hardware Configuration Menu

Configures the device and port specific parameters. Please refer to help text defined per configurable parameter for more information.

#### → DCB Protocol

Enable/Disable the DCB Protocol.

# Options available: Enabled/Disabled. Default setting is **Enabled**.

## ∽ Number of VFs per PF

Displays the number of VFs per PF in multiple of 8 (0 to 64).

#### ∽ Max PF MSI-X Vectors

Displays the maximum number of PF MSI-X Vectors. (0 to 64).

#### → UEFI Boot Mode

Specifies Driver Boot Mode in UEFI environment. Default setting is **UNDI**.

#### OF MFW Crash Dump Feature

Enables MFW bootcode to collect critical device and system information during unanticipated system crash.

Options available: Enabled/Disabled. Default setting is Enabled.

# 5-2-2-3 MBA Configuration Menu



| lain Configuration Page > MBA C<br>Logic 577x×/578xx 10 Gb Etherr<br>Legacy Boot Protocol<br>Joot Strap Type<br>Lide Setup Prompt<br>Setup Key Stroke | ionfiguration Menu<br>wet BCM57810 – E0:D5:5E:12:18:31<br>(None)<br>[Auto Detect]<br>[Disabled]<br>[Cit1-S] | Select a non-UEFI Boot<br>Protocol to be used.  |
|---|---|---|
| Banner Message Timeout<br>Link Speed<br>Wake On LAN<br>VLAN Hode<br>VLAN IO (14094)<br>Boot Retry Count   | 5<br>[10 Gbps Full]<br>[Disabled]<br>1<br>[No Retry]  | ++: Select Screen<br>14: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F3: Previous Values<br>F9: Optimized Defaults<br>F10: Save & Exit<br>ESC: Exit |

#### ∽ Main Configuration Page > MBA Configuration Menu

Configures the Multiple Boot Agent (MBA) parameters.

## 

## ∽ Legacy Boot Protocol

Selects a non-UEFI Boot Protocol to be used. Options available: PXE/iSCSI/None. Default setting is **None**.

## ☞ Boot Strap Type

Selects the BIOS interrupt call type.

Auto Detect: Auto Detect interrupt type; BBS: BIOS Boot Specification; Int 18h: Interrupt vector to execute cassette BASIC; Int 19h: BIOS Interrupt vector used to load OS. Options available: Auto Detect/BBS/Int 18h/Int 19h. Default setting is **Auto Detect**.

## ∽ Hide Setup Prompt

Configures whether Setup Prompt is displayed during ROM initialization. Options available: Enabled/Disabled. Default setting is **Disabled**.

## ∽ Setup Key Stroke

Configure key strokes to invoke configuration menu. Options available: Ctrl-S/Ctrl-B. Default setting is **Ctrl-S**.

## ☞ Banner Message Timeout

Selects the timeout value. (0 defaults to 4 seconds, 15 is no delay, 1-14 is timeout value in seconds). Default setting is **5**.

## Link Speed

Configures the link speed. Default setting is **10 Gbps Full**.

## ⑦ Wake On LAN

Configures Wake on LAN (WOL). This setting is per port. Options available: Enabled/Disabled. Default setting is **Disabled**.

## ッ VLAN Mode

Configures the virtual LAN mode. Options available: Enabled/Disabled. Default setting is **Disabled**.

## ~ VLAN ID (1..4094)

Displays the virtual LAN ID (1 to 4094).

## ☞ Boot Retry Count

Selects the number of boot retries.

Options available: No Retry/1 Retry/2 Retries/3 Retries/4 Retries/5 Retries/6 Retries/Indefinite Retries. Default setting is **No Retry**.

# 5-2-2-4 iSCSI Boot Configuration Menu





#### ∽ Main Configuration Page > iSCSI Boot Configuration Menu

Configures the iSCSI boot parameters.

☞ iSCSI General Parameters

Press [Enter] for configuration of advanced items.

- ISCSI Initiator Parameters
  - Press [Enter] for configuration of advanced items.

#### ☞ iSCSI First Target Parameters

Press [Enter] for configuration of advanced items.

## ISCSI Second Target Parameters

Press [Enter] for configuration of advanced items.

# 5-2-2-4-1 iSCSI General Parameters



| Main Configuration Page > iSCSI E<br>QLogic 577xx/578xx 10 Gb Ethernet<br>100/1F Parameters via DHCP<br>IP Autoconfiguration<br>ISCSI Parameters via DHCP<br>UNCP Vendor ID<br>0HCP Vendor ID<br>0HCP Vendor ID<br>0HCP Vendor ID<br>0HCP Timestamp<br>Target as First HDD<br>UN Busy Retry Count | -      | Acquire TCP/IP<br>Configuration via DHCP.   |
|---|--------|---|
| TP Version  | (IPv4) | ++: Select Screen<br>14: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F3: Previous Values<br>F9: Optimized Defaults<br>F10: Save & Exit<br>ESC: Exit |

# ∽ Main Configuration Page > iSCSI Boot Configuration Menu > iSCSI General

#### Parameters

Configures the iSCSI general boot parameters.

## → TCP/IP Parameters via DHCP

Acquires the TCP/IP configuration via DHCP. Options available: Enabled/Disabled. Default setting is **Enabled**.

#### ∽ IP Autoconfiguration

Auto-configures the IP configuration.

Options available: Enabled/Disabled. Default setting is Disabled.

Please note that this item is configurable when TCP/IP Parameters via DHCP is set to Disabled.

## ☞ iSCSI Parameters via DHCP

Acquires the iSCSI parameters via DHCP. Options available: Enabled/Disabled. Default setting is **Enabled**.

## ∽ CHAP Authentication

Enable/Disable the CHAP authentication. Options available: Enabled/Disabled. Default setting is **Disabled**.

## ☞ Boot to Target

Enable/Disable booting to iSCSI target after log-on. Options available: Disabled/Enabled/One Time Disabled. Default setting is **Enabled**.

## ∽ DHCP Vendor ID

Press [Enter] to configures the DHCP vendor ID (up to 32 bytes long).

## ☞ Link Up Delay Time

Configures the link up to delay time in seconds (0..225).

## Use TCP Timestamp

Enable/Disable the TCP timestamp. Options available: Enabled/Disabled. Default setting is **Disabled**.

## ☞ Target as first HDD

Enable/Disable target appears as a first hard disk drive (HDD) in the system. Options available: Enabled/Disabled. Default setting is **Disabled**.

## ∽ LUN Busy Retry Count

Configures the number of retries in 2 second intervals when LUN is busy (0..60). Default setting is  $\mathbf{0}$ .

## ∽ IP Version

Displays the IP version supported. Modifying this parameter will reset all IP-related fields.

## 5-2-2-4-2 iSCSI Initiator Parameters





☞ Main Configuration Page > iSCSI Boot Configuration Menu > iSCSI Initiator

#### Parameters

Configures the iSCSI initiator parameters.

## → IP Address

Configures initiator IP address.

## Subnet Mask

Configures IP subnet mask.

#### ∽ Default Gateway

Configures default gateway IP address.

## ∽ Primary DNS

Configures the primary DNS IP address.

## ∽ Secondary DNS

Configures the second DNS IP address.

## ☞ iSCSI Name

Configures the iSCSI name.

## ∽ CHAP ID

Configures the Challenge-Handshake Authentication Protocol (CHAP) ID (up to 128 characters in length).

## ∽ CHAP Secret

Configure the Challenge-Handshake Authentication Protocol (CHAP) Secret (12 to 16 characters in length).

# 5-2-2-4-3 iSCSI First Target/Second Target Parameters





☞ Main Configuration Page > iSCSI Boot Configuration Menu > iSCSI First Target/

## Second Target arameters

Configures the iSCSI first target parameters.

#### Connect

Enable/Disable the target establishment. Options available: Enabled/Disabled. Default setting is **Disabled**.

#### 

Configures the target IP address.

## ☞ TCP Port

Configures the target TCP port number (13365535).

## Boot LUN

Configure the target boot LUN number (0..255).

## ☞ iSCSI Name

Configures the iSCSI name.

## ං CHAP ID

Configures the Challenge-Handshake Authentication Protocol (CHAP) ID (up to 128 characters in length).

# ∽ CHAP Secret

Configure the Challenge-Handshake Authentication Protocol (CHAP) Secret (12 to 16 characters in length).

# 5-2-3 VLAN Configuration



## ∽ Enter Configuration Menu

Press [Enter] to enter configuration menu for VLAN configuration.

# 5-2-3-1 VLAN Configuration Menu

| Create new VLAN<br>VLAN ID<br>Priority<br>Add VLAN            | 0<br>0     | VLAN ID of new VLAN or<br>existing VLAN, valid valu<br>is 0~4094   |
|---|------------|--|
| Configured VLAN List<br>VLAN ID: 0, Priority:0<br>Remove VLAN | [Disabled] |  |
|   |            | ++: Select Screen<br>1: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F3: Previous Values<br>F9: Optimized Defaults<br>F10: Save & Exit<br>ESC: Exit |

## ∽ Create new VLAN

## $\bigcirc$ VLAN ID

Sets a VLAN ID of new VLAN or existing VLAN, valid value is 0 to 4094.

## ∽ Priority

Sets the 802.1Q Priority, valid value is 0 to 7.

## $\backsim$ Add VLAN

Creates a new VLAN or update existing VLAN.

## ∽ Configured VLAN List

Displays the configured VLAN list information.

 $\label{eq:constraint} \mbox{Options available: Enabled/Disabled. Default setting is \mbox{Disabled}.$ 

## ∽ Remove VLAN<sup>(Note)</sup>

Removes the selected VLANs.

Please note that this item is only executable when Configured VLAN List is set to Enabled, and once executed the Configured VLAN List will be updated accordingly.

# 5-2-4 CPU Configuration



## ∽ CPU Configuration

## ∽ SVM Mode

Enable/disable the CPU Virtualization.

Options available: Enabled/Disabled. Default setting is Enabled.

ଙ SMEE

Controls the Secure Memory Encryption Enable (SMEE) function. Options available: Enabled/Disabled. Default setting is **Enabled**.

## ∽ CPU 0 Information

Press [Enter] to view the memory information related to CPU 0.

# 5-2-4-1 CPU 0 Information

| CPU 0 Information                                 |                                     |
|---|-------------------------------------|
| AMD EPYC 7601 32-Core Processor                   |                                     |
| 32 Cores 64 Threads<br>Running @ 2227 MHz 1100 mV |                                     |
| Processor Family: 17h                             |                                     |
| Processor Model: 00h-0Fh                          |                                     |
| Microcode Patch Level: 8001207                    |                                     |
| Cache per Core                                    |                                     |
| L1 Instruction Cache: 64 KB/4–way                 |                                     |
| L1 Data Cache: 32 KB/8–way                        |                                     |
| L2 Cache: 512 KB/8–way                            |                                     |
| L3 Cache per Socket: 64 MB/64–way                 | ++: Select Screen<br>1: Select Item |
| La Cache per Socket: 64 Mb/64-wag                 | Enter: Select                       |
|   | +/-: Change Opt.                    |
|   | F1: General Help                    |
|   | F3: Previous Values                 |
|   | F9: Optimized Defaults              |
|   | F10: Save & Exit                    |
|   | ESC: Exit                           |
|   |                                     |
|   |                                     |
|   |                                     |

# 5-2-5 SATA Configuration

| SLSAS_0 |                                  |   |
|---------|----------------------------------|---|
| Port O  | Not Present                      |   |
| Port 1  | Not Present                      |   |
| Port 2  | Not Present                      |   |
| Port 3  | Not Present                      |   |
| SLSAS_1 |                                  |   |
| Port O  | WDC WD10JPVX-22JC3T0<br>1000.2GB |   |
| Port 1  | Not Present                      |   |
| Port 2  | Not Present                      |   |
| Port 3  | Not Present                      |   |
|         |                                  | ++: Select Screen                             |
| SLSAS_2 |                                  | ↑↓: Select Item                               |
| Port O  | Not Present                      | Enter: Select                                 |
| Port 1  | Not Present                      | +/-: Change Opt.                              |
| Port 2  | Not Present                      | F1: General Help                              |
| Port 3  | Not Present                      | F3: Previous Values<br>F9: Optimized Defaults |
| SLSAS_3 |                                  | F10: Save & Exit                              |
| Port 0  | Not Present                      | ESC: Exit                                     |
| Port 1  | Not Present                      |   |
| Port 2  | Not Present                      |   |
| Port 3  | Not Present                      | •   |

# 5-2-6 USB Configuration

| USB Configuration                  |           | Enables Legacy USB<br>support. AUTO option      |
|------------------------------------|-----------|---|
| USB Controllers:<br>2 XHCIs        |           | disables legacy support i<br>no USB devices are |
| USB Devices:                       |           | connected. DISABLE option                       |
| 2 Keyboards, 3 Mice, 3 Hubs        |           | will keep USB devices<br>available only for EFI |
|                                    |           | applications.                                   |
| XHCI Hand-off                      | [Enabled] |   |
| USB Mass Storage Driver Support    | [Enabled] |   |
| Port 60/64 Emulation               | [Enabled] |   |
| USB hardware delays and time-outs: |           |   |
| USB transfer time-out              | [20 sec]  | ++: Select Screen                               |
| Device reset time-out              | [20 sec]  | <b>1</b> ↓: Select Item                         |
| Device power-up delay              | [Auto]    | Enter: Select                                   |
|                                    |           | +/-: Change Opt.                                |
|                                    |           | F1: General Help                                |
|                                    |           | F3: Previous Values                             |
|                                    |           | F9: Optimized Defaults                          |
|                                    |           | F10: Save & Exit                                |
|                                    |           | ESC: Exit                                       |
|                                    |           |   |
|                                    |           |   |

## ☞ USB Configuration

#### 

Displays the supported USB controllers.

#### → USB Devices:

Displays the USB devices connected to the system.

## ☞ Legacy USB Support

Enable/disable the Legacy USB support fuction. AUTO option disables legacy support if no USB devices are connected. DISABLE option will keep USB devices available only for EFI applications. Options available: Enabled/Disabled/Auto. Default setting is **Enabled**.

#### ∽ XHCI Hand-off

This is a workaround for OSes without XHCI hand-off support. The XHCI ownership change should be claimed by XHCI driver.

Options available: Enabled/Disabled. Default setting is Enabled.

## ☞ USB Mass Storage Driver Support<sup>(Note)</sup>

Enable/Disable the USB Mass Storage Driver Support.

Options available: Enabled/Disabled. Default setting is Enabled.

#### ∽ Port 60/64 Emulation

Enables the I/O port 60h/64h emulation support. This should be enabled for the complete USB Keyboard Legacy support for non-USB aware OSes.

Options available: Enabled/Disabled. Default setting is Enabled.

## → USB hardware delays and time-outs:

#### → USB transfer time-out

The time-out value for Control, Bulk, and Interrupt transfers. Options available: 1 sec/5 sec/10 sec/20 sec. Default setting is **20 sec**.

## ∽ Device reset time-out

USB mass storage device Start Unit command time-out. Options available: 10 sec/20 sec/30 sec/40 sec. Default setting is **20 sec**.

## ∽ Device power-up delay

Maximum time the device will take before it properly reports itself to the Host Controller. "Auto" uses default value: for a Root port it is 100 ms, for a Hub port the delay is taken from Hub descriptor. Options available: Auto/Manual. Default setting is **Auto**.

# 5-2-7 AST2500 Super IO Configuration



∽ AST2500 Super IO Configuration

## ∽ Super IO Chip

Displays the super IO chip information.

Serial Port 1/2 Configuration
 Press [Enter] for configuration of advanced items.
# 5-2-7-1 Serial Port 1/2 Configuration



#### Serial Port 1/2 Configuration

∽ Serial Port<sup>(Note1)</sup>

Enable/Disable the Serial Port (COM). When set to Enabled allows you to configure the Serial port 1/2 settings. When set to Disabled, displays no configuration for the serial port. Options available: Enabled/Disabled. Default setting is Enabled.

## Devices Settings<sup>(Note2)</sup>

Displays the Serial Port 1/2 device settings.

(Note1) Advanced items prompt when this item is defined. (Note)

## ∽ Change Settings<sup>(Note2)</sup>

Select an optimal settings for Super IO Device. Options available for Serial Port 1: Auto IO=3F8h; IRQ=4; IO=3F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12; IO=2F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12; IO=3E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12; IO=2E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12; Default setting is Auto. Options available for Serial Port 2: Auto IO=2F8h: IRQ=3: IO=3F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12; IO=2F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12; IO=3E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12; IO=2E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12; Default setting is Auto. Please note that this item is configurable when Serial Port is set to Enabled.

# 5-2-8 Serial Port Console Redirection

| COM1<br>Console Redirection  |            | Console Redirection Enable<br>or Disable.  |
|--|------------|--|
| <ul> <li>Console Redirection Settings</li> <li>COM2/Serial Over LAN</li> </ul> |            |  |
| Console Redirection<br>Console Redirection Settings                            | [Disabled] |  |
| Legacy Console Redirection<br>Legacy Console Redirection Setting               | 5          |  |
| Serial Port for Out-of-Band Manage<br>Windows Emergency Management Servi       |            | ++: Select Screen  |
| Console Redirection Settings   | [Disabled] | 11: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F3: Previous Values<br>F9: Optimized Defaults<br>F10: Save & Exit<br>ESC: Exit |

### ∽ COM1/COM2 Serial Over LAN Console Redirection<sup>(Note)</sup>

Select whether to enable console redirection for the specified device. Console redirection enables the users to manage the system from a remote location.

Options available: Enabled/Disabled. Default setting is Disabled.

#### ∽ Legacy Console Redirection

Selects a COM port for Legacy serial redirection. The options are dependent on the available COM ports.

## Serial Port for Out-of-Band Management/Windows Emergency Management Services (EMS) Console Redirection<sup>(Note)</sup>

Selects a COM port for EMS console redirection. EMS console redirection allows the user to configure Console Redirection Settings to support Out-of-Band Serial Port management. Options available: Enabled/Disabled. Default setting is **Disabled**.

## ☞ COM1/COM2 Serial Over LAN/Legacy/Serial Port for Out-of-Band EMS Console

### **Redirection Settings**

Press [Enter] for configuration of advanced items.

Please note that this item is configurable when COM1/COM2 Serial Over LAN/Serial Port for Outof-Band Management EMS Console Redirection is set to Enabled.

# 5-2-8-1 COM1/COM2 Serial Over LAN/Legacy/Serial Port for Out-of-Band EMS Console Redirection Settings

| COM1<br>Console Redirection Settings   |   | Emulation: ANSI: Extended<br>ASCII char set. VT100:   |
|--|---|---|
| Terminal Type<br>Bits per second<br>Data Bits<br>Parity<br>Stop Bits<br>Flow Control<br>VT-UTF8 Combo Key Support<br>Recorder Mode | (ANS1)<br>(115200)<br>(8)<br>(None)<br>(1)<br>[None]<br>(Enabled)<br>(Disabled) | ASCII char set. VT100+:<br>Extends VT100 to support<br>color, function keys, etc.<br>VT-UTF8: Uses UTF8<br>encoding to map Unicode<br>chars onto 1 or more bytes                |
| Resolution 100x31<br>Putty KeyPad  | [Enabled]<br>[VT100]  | ++: Select Screen<br>11: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F3: Previous Values<br>F9: Optimized Defaults<br>F10: Save 8 Exit<br>ESC: Exit |

Aptio Setup Utility – Copyright (C) 2017 American Megatrends, Inc. Advanced Emulation: ANSI: Extended ASCII char set. VT100: ASCII char set. VT100+: Extends VT100 to support color, function keys, etc. VT-UTF8: USES UTF8 encoding to map Unicode chars onto 1 or more bytes. COM2/Serial Over LAN Console Redirection Settings [ANSI] [115200] Terminal Type Bits per second Data Bits [8] Parity [None] Stop Bits Flow Control VT-UTF8 Combo Key Support Recorder Mode [None] [Enabled] [Disabled] [Enabled] Resolution 100x31 Putty KeyPad ↔+: Select Screen †∔: Select Item T4: Select Item Enter: Select +/-: Change Opt. F1: General Help F3: Previous Values F9: Optimized Defaults F10: Save & Exit ESC: Exit





## ☞ COM1/COM2 Serial Over LAN Console Redirection Settings

### ∽ Terminal Type

Selects a terminal type to be used for console redirection. Options available: VT100/VT100+/ANSI /VT-UTF8. Default setting is **ANSI**.

### $\, \bigtriangledown \,$ Bits per second

Selects the transfer rate for console redirection. Options available: 9600/19200/38400/57600/115200. Default setting is **115200**.

#### つ Data Bits

Selects the number of data bits used for console redirection. Options available: 7/8. Default setting is 8.

## ∽ Parity

A parity bit can be sent with the data bits to detect some transmission errors. Even: parity bit is 0 if the num of 1's in the data bits is even. Odd: parity bit is 0 if num of 1's in the data bits is odd. Mark: parity bit is always 1. Space: Parity bit is always 0. Mark and Space Parity do not allow for error detection. Options available: None/Even/Odd/Mark/Space. Default setting is **None**.

## ☞ Stop Bits

Stop bits indicate the end of a serial data packet. (A start bit indicates the beginning). The standard setting is 1 stop bit. Communication with slow devices may require more than 1 stop bit. Options available: 1/2. Default setting is 1.

### ∽ Flow control

Flow control can prevent data loss from buffer overflow. When sending data, if the receiving buffers are full, a 'stop' signal can be sent to stop the data flow. Once the buffers are empty, a 'start' signal can be sent to re-start the flow. Hardware flow control uses two wires to send start/stop signals. Options available: None/Hardware RTS/CTS. Default setting is **None**.

## ∽ VT-UTF8 Combo Key Support

Enable/Disable the VT-UTF8 Combo Key Support. Options available: Enabled/Disabled. Default setting is **Enabled**.

### ∽ Recorder Mode<sup>(Note)</sup>

When this mode enabled, only texts will be send. This is to capture Terminal data. Options available: Enabled/Disabled. Default setting is **Disabled**.

### ☞ Resolution 100x31<sup>(Note)</sup>

Enable/Disable extended terminal resolution. Options available: Enabled/Disabled. Default setting is **Enabled**.

### Putty KeyPad<sup>(Note)</sup>

Selects FunctionKey and KeyPad on Putty. Options available: T100/LINUX/XTERMR6/SCO/ESCN/VT400. Default setting is **VT100**.

### ∽ Legacy Console Redirection Settings

### ☞ Redirection COM Port

Selects a COM port to display redirection of Legacy OS and Legacy OPROM Messages. Options available: COM1/COM2 Serial Over LAN. Default setting is **COM1**.

### Resolution

On Legacy OS, the Number of Rows and Columns supported redirection. Options available: 80x24/80x25. Default setting is **80x24**.

### ☞ Redirect After POST

When Bootloader is selected, then Legacy Console Redirection is disabled before booting to legacy OS. When Always Enable is selected, then Legacy Console Redirection is enabled for legacy OS. Options available: Bootloader/Always Enable. Default setting is **Always Enable**.

# ∽ Serial Port for Out-of-Band EMS Console Redirection Settings

## ∽ Out-of-Band Mgmt Port

Microsoft Windows Emerency Management Service (EMS) allows for remote management of a Windows Server OS through a serial port.

Options available: COM1/COM2 Serial Over LAN. Default setting is COM1.

# 5-2-9 PCI Subsystem Settings



### PCI Bus Driver Version

Displays the PCI Bus Driver version information.

### ∽ PCI Devices Common Settings:

### ☞ PCI Latency Timer

Sets the value to be programmed into PCI Latency Timer Register. Options available: 32 PCI Bus Clocks/64 PCI Bus Clocks/96 PCI Bus Clocks/128 PCI Bus Clocks/160 PCI Bus Clocks/192 PCI Bus Clocks/224 PCI Bus Clocks/248 PCI Bus Clocks. Default setting is **32 PCI Bus Clocks**.

### ☞ PCI-X Latency Timer

Sets the value to be programmed into PCI-X Latency Timer Register. Options available: 32 PCI Bus Clocks/64 PCI Bus Clocks/96 PCI Bus Clocks/128 PCI Bus Clocks/160 PCI Bus Clocks/192 PCI Bus Clocks/224 PCI Bus Clocks/248 PCI Bus Clocks. Default setting is **64 PCI Bus Clocks**.

### ☞ VGA Palette Snoop

Enable/Disable VGA Palette Registers Snooping. Options available: Enabled/Disabled. Default setting is **Disabled**.

### ∽ PERR#/SERR# Generation

Enable/Disable PCI Device to Generate PERR#/SERR#. Options available: Enabled/Disabled. Default setting is **Disabled**.

### ∽ Above 4G Decoding

Enable/Disable 64-bit capable Devices to be decoded in Above 4G Address Space (Only if System Supports 64 bit PCI Decoding).

Options available: Enabled/Disabled. Default setting is **Enabled**.

## ☞ SR-IOV Support

If the system has SR-IOV capable PCIe devices, this item Enable/Disable Single Root IO Virtualization Support.

Options available: Enabled/Disabled. Default setting is **Disabled**.

## 5-2-10 Network Stack



#### ∽ Network stack

Enable/Disable the UEFI network stack.

Options available: Enabled/DIsabled. Default setting is Enabled.

### ∽ Ipv4 PXE Support<sup>(Note)</sup>

Enable/Disable the Ipv4 PXE feature. Options available: Enabled/DIsabled. Default setting is **Enabled**.

#### ∽ Ipv4 HTTP Support<sup>(Note)</sup>

Enable/Disable the Ipv4 HTTP feature. Options available: Enabled/Disabled. Default setting is **Disabled**.

#### Ipv6 PXE Support<sup>(Note)</sup>

Enable/Disable the Ipv6 PXE feature. Options available: Enabled/DIsabled. Default setting is **Disabled**.

### ∽ Ipv6 HTTP Support<sup>(Note)</sup>

Enable/Disable the Ipv6 HTTP feature. Options available: Enabled/DIsabled. Default setting is **Disabled**.

#### Ipv6 Configuration Policy<sup>(Note)</sup>

Sets the IP6 Configuration Policy. Options available: Automatic/Manual. Default setting is **Manual**.

#### → PXE boot wait time<sup>(Note)</sup>

Press the <+> / <-> keys to increase or decrease the desired values.

#### ∽ Media detect count<sup>(Note)</sup>

Press the <+> / <-> keys to increase or decrease the desired values.

# 5-2-11 CSM Configuration



#### ∽ Compatibility Support Module Configuration

# → CSM Support<sup>(Note)</sup>

Enable/Disable the Compatibility Support Module (CSM) support. Options available: Enabled/Disabled. Default setting is **Disabled**.

#### ∽ CSM16 Module Version

Displays the CSM module version information.

Please note that this item is visible when CSM Support is set to Enabled.

## ☞ GateA20 Active

When set to Upon Request, GA20 can be disabled using BIOS services. When set to Always, GA20 cannot be disabled; this option is useful when any RT code is executed above 1MB.

Options available: Upon Request/Always. Default setting is **Upon Request**.

Please note that this item is configurable when CSM Support is set to Enabled.

## ☞ INT19 Trap Response

Configures BIOS reaction on INT19 trapping by Option ROM. When set to Immediate, the system executes the trap right away. When set to Postponed, the system executes the trap during legacy boot. Options available: Immediate/Postponed. Default setting is **Immediate**.

Please note that this item is configurable when CSM Support is set to Enabled.

### Boot option filter

Controls the Legacy/UEFI ROMs priority.

Options available: UEFI and Legacy/Legacy only/UEFI. Default setting is **UEFI and Legacy**. Please note that this item is configurable when CSM Support is set to Enabled.

### ∽ Option ROM execution

### P Network

Controls the execution of UEFI and Legacy PXE Option ROM. Options available: Do not launch/UEFI/Legacy. Default setting is **UEFI**. **Please note that this item is configurable when CSM Support is set to Enabled.** 

### ∽ Storage

Controls the execution of UEFI and Legacy Storage Option ROM. Options available: Do not launch/UEFI/Legacy. Default setting is **UEFI**. **Please note that this item is configurable when CSM Support is set to Enabled.** 

### ං Video

Controls the execution of UEFI and Legacy Video Option ROM. Options available: Do not launch/UEFI/Legacy. Default setting is **UEFI**. **Please note that this item is configurable when CSM Support is set to Enabled.** 

### Other PCI devices

Determines Option ROM execution policy for devices other than Network, Storage, or Video. Options available: Do not launch/UEFI/Legacy. Default setting is **UEFI**.

Please note that this item is configurable when CSM Support is set to Enabled.

# 5-2-12 Trusted Computing

| Configuration<br>Security Device Support<br>NO Security Device Found | Enables or Disables BIOS<br>support for security<br>device. O.S. will not shu<br>Security Device. TGG EFI<br>protocol and INTIA<br>interface will not be   |
|--|--|
|  | available.   |
|  | <ul> <li>Fischer Schleben</li> <li>Select Item</li> <li>Enter: Select</li> <li>+/-: Change Opt.</li> <li>Fischere Albert</li> <li>Fischere Albert</li> <li>Fischer Albert</li> <li>Fischer Albert</li> <li>Fischer Albert</li> <li>Fischer Albert</li> <li>Fischer Albert</li> </ul> |
|  | F10: Save & Exit<br>ESC: Exit  |

∽ Configuration

## ∽ Security Device Support

Enable/Disable the TPM support feature. Options available: Enable/Disable. Default setting is **Disable**.

# ∽ Current Status Information

Displays current TPM status information.

# 5-2-13 NVMe Configuration



∽ NVMe controller and Drive information

Displays the NVMe devices connected to the system.

# 5-3 AMD CBS Menu

AMD CBS menu displays submenu options for configuring the CPU-related information that the BIOS automatically sets. Select a submenu item, then press [Enter] to access the related submenu screen.

| AMD CBS<br>> Zen Common Options<br>> DF Common Options<br>> UKC Common Options<br>> NBID Common Options<br>> FCH Common Options | Zen Common Options  |
|---|---|
|   |   |
|   | ++: Select Screen<br>11: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F3: Previous Values<br>F3: Optimized Defaults<br>F10: Save & Exit<br>ESC: Exit |

| Zen Common Options   |                  | Disable CPB   |
|--|------------------|---|
| Core Performance Boost<br>Global C-state Control<br>Core/Thread Enablement | (Auto)<br>(Auto) |   |
|  |                  | ++: Select Screen<br>11: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F3: Previous Values<br>F9: Optimized Defaults<br>F10: Save & Exit<br>ESC: Exit |

☞ Zen Common Options

## ∽ Core Performance Boost

Enable/disable the Core Performance Boost. Options available: Disabled/Auto. Default setting is **Auto**.

### ☞ Global C-state Control

Controls the IO based C-state generation and DF C-states. Options available: Disabled/Enabled/Auto. Default setting is **Auto**.

## ∽ Core/Thread Enablement

Press [Enter] for configuration of advanced items.

# 5-3-1-1 Core/Thread Enablement





## ∽ Core/Thread Enablement

Displays the Core/Thread Enablement information.

### Disagree

Disagrees with the Core/Thread Enablement settings.

### ං Agree

Agrees with the Core/Thread Enablement settings.

### → Downcore control

Sets the number of cores to be used. Once this option has been used to remove any cores, a POWER CYCLE is required in order for future selections to take effect.

Options available: Two (1+1) / Two (2+0) / Three (3+0) / Four (2+2) / Four (4+0) / Six (3+3) / Auto. Default setting is **Auto**.

# 5-3-2 DF Common Options

| AMD CBS  |                  |  |
|--|------------------|--|
| DF Common Options<br>Memory interleaving<br>Memory interleaving size | (Auto)<br>(Auto) | Controls fabric level<br>memory interleaving (AUTO<br>none, channel, die,<br>socket). Note that<br>channel, die, and socket                    |
|  |                  | has requirements on memor<br>populations and it will b<br>ignored if the memory<br>doesn't support the<br>selected option.                     |
|  |                  | ++: Select Screen<br>11: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F3: Previous Values<br>F3: Optimized Defaults |
|  |                  | F10: Save & Exit<br>ESC: Exit  |

## ☞ DF Common Options

#### ∽ Memory interleaving

Controls fabric level memory interleaving (AUTO, none, channel, die, socket). Note that channel, die, and socket options have requirements on memory populations and it will be ignored if the memory doesn't support the selected option.

Options available: None/Channel/Die/Socket/Auto. Default setting is Auto.

#### ∽ Memory interleaving size

Controls the memory interleaving size. The valid value are AUTO, 256 bytes, 512 bytes, 1Kbytes or 2Kbytes. This determines the starting address of the interleave (bit 8, 9, 10 or 11). Options available: 256 Bytes/512 Bytes/1 KB/2KB/Aut. Default setting is **Auto**.

# 5-3-3 UMC Common Options



☞ UMC Common Options

# $\curvearrowleft$ DDR4 Common Options

Press [Enter] for configuration of advanced items.

## ∽ DRAM Memory Mapping

Press [Enter] for configuration of advanced items.

# 5-3-3-1 DDR4 Common Options

| Aptio Setup Utility – Copyright (C) 2017 (<br>AMD CBS | American Megatrends, Inc.  |
|---|--|
| DDR4 Common Options                                   | Enforce POR  |
| Enforce POR<br>Common RAS<br>Security                 |  |
|   |  |
|   | ++: Select Screen<br>14: Select Item   |
|   | Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F3: Previous Values<br>F9: Optimized Defaults |
|   | F10: Save & Exit<br>ESC: Exit  |
|   |  |

# ∽ DDR4 Common Options

## ∽ Enforce POR

Press [Enter] to configure the enforce POR.

### $\bigcirc$ Common RAS

Press [Enter] to configure the common RAS.

## ∽ Security

Press [Enter] to configure the security.

# 5-3-3-1-1 Enforce POR



|           | Aptio Setup Utility – Copyright (C) 2017 American Mega<br>AMD CBS | atrends, Inc.  |
|-----------|---|--|
| I Decline |   | ++: Select Screen<br>11: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F3: Previous Values<br>P3: Optimized Defaults<br>F3: Optimized Defaults<br>F3: Save & Kuit<br>ESC: Exit |
|           | Version 2 18 1264 Conuright (C) 2017 American Megati              | ando Tho   |



## ☞ Enforce POR

Enables enforcement of Plan Of Record (POR) restrictions for DDR4 frequency and voltage programming. Memory speeds will be capped at Intel guidelines.

WARNING - DAMAGE CAUSED BY USE OF YOUR AMD PROCESSOR OUTSIDE OF SPECIFICATION OR IN EXCESS OF FACTORY SETTINGS ARE NOT COVERED UNDER YOUR AMD PRODUCT WARRANTY AND MAY NOT BE COVERED BY YOUR SYSTEM MANUFACTURER'S WARRANTY.

### ∽ I Decline

Declines enabling Enforce POR.

### 

Accepts enabling Enforce POR.

### Overclock

Configures the memory overclock settings. Options available: Auto/Enabled. Default setting is **Auto**.

# 5-3-3-1-2 Common RAS

| Aptio Setup Uti<br>AMD CBS              | llity – Copyright (C) 2017 | American Megatrends, Inc.   |
|---|----------------------------|---|
| Common RAS<br>▶ ECC Configuration       |                            | ECC Configuration   |
|   |                            | ++: Select Screen<br>14: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F3: Previous Values<br>F9: Optimized Defaults<br>F10: Save & Exit<br>ESC: Exit |
|   | 1264. Copyright (C) 2017 A |   |
| Version 2.16.1                          | ,264. COPYRISHI (C) 2017 H | meritan megatrends, inc.  |
| Aptio Setup Uti<br>AMD CBS              | ility – Copyright (C) 2017 | American Megatrends, Inc.   |
| ECC Configuration                       |                            | DRAM ECC Symbol Size<br>(x4/x8) -   |
| DRAM ECC Symbol Size<br>DRAM ECC Enable | [Auto]<br>[Auto]           | UMC_CA::EccCtrl[EccSymbolS1<br>ze]  |
|   |                            | ++: Select Screen<br>T4: Select Item<br>Enter: Select<br>+/-: Change Opt.   |
|   |                            | F1: General Help<br>F3: Previous Values<br>F9: Optimized Defaults<br>F10: Save & Exit<br>ESC: Exit  |

## ∽ Common RAS

# ☞ ECC Configuration

## → DRAM ECC Symbol Size

Configures the DRAM ECC Symbol Size. (x4/x8) - EMC\_CH::EccCtrl[ECCsymbolSize]. Options available: x4/x8/Auto. Default setting is **Auto**.

## → DRAM ECC Enable

Enable/disable DRAM ECC. When set to Auto, it will set ECC to enable. Options available: Disabled/Enabled/Auto. Default setting is **Auto**.

# 5-3-3-1-3 Security

| Aptio Se<br>AMD C                 | etup Utility – Copyright (C) 2017 A<br>CBS | merican Megatrends, Inc.   |
|-----------------------------------|--|--|
| Security<br>TSME<br>Data Scramble | [Auto]<br>[Auto]                           | Transparent SME:<br>AddrTweakEn = 1:<br>ForceEncrEn =1; DataEncrEn<br>= 0  |
|                                   |  | +: Select Screen<br>f: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F: General Help<br>F3: Previous Values<br>F9: Optimized Defaults<br>F10: Save & Exit<br>ESC: Exit |
| three box                         | 2 18 1254 Conuright (C) 2017 Ame           |  |

# ∽ Security

### ං TSME

Transparent SME: AddrTweakEn = 1; ForceEncrEn = 1; DataEncrEn= 0. Options available: Enabled/Disabled/Auto. Default setting is **Auto**.

### → Data Scramble

Data scrambling: DataScrambleEn.

Options available: Enabled/Disabled/Auto. Default setting is Auto.

# 5-3-3-2 DRAM Memory Mapping

|        | across the DRAM chip<br>selects for CPU 0.  |
|--------|---|
| [Auto] |   |
|        | ++: Select Screen<br>14: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F3: Previous Values<br>F9: Optimized Defaults<br>F10: Save & Exit<br>ESC: Exit |
|        |   |

## ☞ DRAM Memory Mapping

### ∽ Chipselect Interleaving

Interleave memory blocks across the DRAM chip selects for CPU 0. Options available: Disabled/Auto. Default setting is **Auto**.

## ☞ BankGroupSwap

Configures the BankGroupSwap. BankGroupSwap (BGS) is a new memory mapping option in AGESA that alters how applications get assigned to physical locations within the memory modules. When this option sets to Auto, it is null: No help string.

Options available: Enabled/Disabled/Auto. Default setting is Auto.

# 5-3-4 NBIO Common Options

| NBIO Common Options                |                  | NB Configuration   |
|------------------------------------|------------------|--|
|                                    |                  |  |
| Determinism Slider<br>STDP Control | (Auto)<br>[Auto] |  |
|                                    |                  | <pre>**: Select Screen 11: Select Item Enter: Select */-: Change Opt. F1: General Help F3: Previous Values F3: Optimized Defaults F10: Save &amp; Exit ESC: Exit</pre> |

## ∽ NBIO Common Options

## ∽ NB Configuration

Press [Enter] to configure the NB configuration.

#### ∽ Determinism Slider

Auto = Use default performance determinism settings.

Options available: Auto/Power/Performance. Default setting is Auto.

## ∽ cTDP Control

Auto = Use the fused cTDP; Manual = User can set customized cTDP. Options available: Manual/Auto. Default setting is **Auto**.

# 5-3-5 FCH Common Options



 $\curvearrowleft$  FCH Common Options

## $\curvearrowleft$ AC Power Loss Options

Press [Enter] to configure the AC loss control.

# 5-3-5-1 AC Power Loss Options

| Ac Power Loss Options | Select Ac Loss Control<br>Method   |
|-----------------------|--|
|                       | Methou   |
|                       | <pre>++: Select Screen 11: Select Item Enter: Select +/-: Change Opt. F1: General Help F3: Previous Values F9: Optimized Defaults F10: Save &amp; Exit ESC: Exit</pre> |

∽ AC Power Loss Options

## → AC Loss Control

Selects the AC Loss Control method.

Options available: Always Off/Always On/Reserved/Previous. Default setting is Always Off.

# 5-4 Chipset Setup Menu

Chipset Setup menu displays submenu options for configuring the function of the North Bridge. Select a submenu item, then press [Enter] to access the related submenu screen.

| SMT Mode<br>PCIe Link Training Type<br>Onboard LAN Controller<br>North Bridge<br>Error Management | (Auto)<br>[1 Step]<br>[Enabled] | Simultaneous<br>multithreading, OFF=1T<br>single-thread Auto=2T<br>two-thread if capable.  |
|---|---------------------------------|--|
|   |                                 |  |
|   |                                 | ★+: Select Screen<br>11: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F3: Previous Values<br>F9: Optimized Defaults |
|   |                                 | F10: Save & Exit<br>ESC: Exit  |

### ∽ SMT Mode

Enables imultaneous multithreading (SMT). Off=1T single-thread; Auto=2T two-thread if capable. Options available: Off/Auto. Default setting is **Auto**.

### ∽ PCle Link Training Type

Debugges the PCIe link training issue in 1 or 2 steps. Options available: 1 Step/2 Step. Default setting is **2 Step**.

### ∽ Onboard LAN Controller

Enable/Disable LAN controller. Options available: Enabled/Disabled. Default setting is **Enabled**.

### Orth Bridge

Press [Enter] for configuration of advanced items.

### ☞ Error Management

Press [Enter] for configuration of advanced items.

# 5-4-1 North Bridge



- ∽ North Bridge Configuration
- ∽ Memory Information
- っ Total Memory

Displays the total memory information.

∽ Memory Configuration

Press [Enter] to configure the north bridge memory.

∽ CPU 0 Information

Press [Enter] to view information related to CPU 0.

# 5-4-1-1 Memory Configuration

| Memory Configuration | This Option Allows User to<br>select different Memory<br>Clock, Default value is  |
|----------------------|---|
|                      | BOOMHZ.   |
|                      | ↔: Select Screen  |
|                      | <pre>1: Select Item<br/>Enter: Select<br/>+/-: Change Opt.<br/>F1: General Help<br/>F3: Previous Values<br/>F9: Optimized Defaults<br/>F10: Save &amp; Exit<br/>ESC: Exit</pre> |

# ∽ Memory Configuration

### ∽ Memory Clock

This option allows user to select different memory clock. Default value is 800 Mhz. Options available: Auto/1333MHz/1600MHz/1866MHz/2133MHz/2400MHz. Default setting is **Auto**.

# 5-4-1-2 CPU 0 Information

| PU 0 Information |                           |  |
|------------------|---------------------------|--|
| IMM_P0_A0:       | 16384 MB, Speed=2133 MT/s |  |
| DIMM_PO_A1:      | 16384 MB, Speed=2133 MT/s |  |
| DIMM_P0_B0:      | 16384 MB, Speed=2133 MT/s |  |
| DIMM_P0_B1:      | 16384 MB, Speed=2133 MT/s |  |
| DIMM_PO_CO:      | Not Present               |  |
| DIMM_PO_C1:      | Not Present               |  |
| DIMM_PO_DO:      | Not Present               |  |
| DIMM_P0_D1:      | Not Present               | ++: Select Screen<br>14: Select Item       |
| DIMM_PO_E0:      | 16384 MB, Speed=2133 MT/s | Enter: Select                              |
| DIMM_PO_E1:      | 16384 MB, Speed=2133 MT/s | +/-: Change Opt.<br>F1: General Help       |
| DIMM_P0_F0:      | 16384 MB, Speed=2133 MT/s | F3: Previous Values                        |
| DIMM_P0_F1:      | 16384 MB, Speed=2133 MT/s | F9: Optimized Defaults<br>F10: Save & Exit |
| DIMM_PO_GO:      | Not Present               | ESC: Exit                                  |
| DIMM_PO_G1:      | Not Present               | 88   |
| DIMM_PO_HO:      | Not Present               |  |



### → CPU 0 Information

Displays the Information related to CPU 0.

# 5-4-2 Error Management



☞ Error Management

## ∽ Platform First Error Handling

Enable/Disable PFEH.

Options available: Enabled/Disabled. Default setting is Enabled.

### MCA Error Threshold Count

MCA Error Threshold Count. 0 - Disable Error. Options available: 0/1/5/10/100/1000. Default setting is **10**.

### ORAM Address/Command Parity With Replay

### ☞ RCD Parity

Enable/disable Registering Clock Driver (RCD) Parity (RDimmParEn). Options available: Enabled/Disabled. Default setting is **Enabled**.

## ORAM Address Command Parity Retry

Enable/disable DRAM Address Command Parity Retry. Options available: Enabled/Disabled. Default setting is **Disabled**.

## ☞ DRAM Write Data CRC with Retry

### ☞ Write CRC Enable

If CRC is enabled, the memory is expecting CRC to be sent with the write data. Options available: Enabled/Disabled. Default setting is **Disabled**.

# 5-5 Server Management Menu

| Aptio Setup Utility<br>Main Advanced AMD CBS Chipset  | – Copyright (C) 2017 Amer<br>Server Mgmt Security B                                |  |
|---|--|--|
| FRB-2 Timer timeout<br>FRB-2 Timer Policy<br>OS Natchdog Timer<br>OS Natd Timer Themout<br>OS Natd Timer Themout<br>OS Natd Timer Policy<br>System Event Log<br>> View FRU Information<br>> BHC network configuration<br>> IPv6 BHC Network Configuration | [Disabled]<br>[6 minutes]<br>[Do Nothing]<br>[Disabled]<br>[10 minutes]<br>[Reset] | Enable or Disable FRB-2<br>timer(POST timer)   |
|   |  | +: Select Screen<br>f1: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F3: Previous Values<br>F9: Optimized Defaults<br>F10: Save & Exit<br>ESC: Exit |

#### ☞ FRB-2 Timer (Note)

Enable/Disable FRB-2 timer (POST timer). Options available: Enabled/Disabled. Default setting is **Disabled**.

### ☞ FRB-2 Timer timeout

Configure the FRB2 Timer timeout. Options available: 3 minutes/4 minutes/5 minutes/6 minutes. Default setting is 6 minutes. Please note that this item is configurable when FRB-2 Timer is set to Enabled.

### ☞ FRB-2 Timer Policy

Configure the FRB2 Timer policy. Options available: Do Nothing/Reset/Power Down. Default setting is **Do Nothing**. **Please note that this item is configurable when FRB-2 Timer is set to Enabled.** 

### ○ OS Watchdog Timer (Note)

Enable/Disable OS Watchdog Timer function.

Options available: Enabled/Disabled. Default setting is **Disabled**.

### ∽ OS Wtd Timer Timeout

Configure OS Watchdog Timer.

Options available: 5 minutes/10 minutes/15 minutes/20 minutes. Default setting is 10 minutes. Please note that this item is configurable when OS Watchdog Timer is set to Enabled.

### → OS Wtd Timer Policy

Configure OS Watchdog Timer Policy.

Options available: Reset/Do Nothing/Power Down. Default setting is Reset.

Please note that this item is configurable when OS Watchdog Timer is set to Enabled.

(Note) Advanced items prompt when this item is set to Enabled.

∽ System Event Log

Press [Enter] for configuration of advanced items.

∽ View FRU Information

Press [Enter] to view the advanced items.

- BMC network configuration
   Press [Enter] for configuration of advanced items.
   IPv6 BMC Network Configuration
  - Press [Enter] for configuration of advanced items.
## 5-5-1 System Event Log



#### C Enabling/Disabling Options

#### ∽ SEL Components

Change this item to enable or disable all features of System Event Logging during boot. Options available: Enabled/Disabled. Default setting is **Enabled**.

#### ☞ Erasing Settings

#### ☞ Erasing SEL

Choose options for erasing SEL.

Options available: No/Yes, On next reset/Yes, On every reset. Default setting is No.

#### When SEL is Full

Choose options for reactions to a full SEL.

Options available: Do Nothing/Erase Immediately. Default setting is Do Nothing.

#### ∽ Custom EFI Logging Options

#### ∽ Log EFI Status Codes

Enable/Disable the logging of EFI Status Codes (if not already converted to legacy). Options available: Disabled/Both/Error code/Progress code. Default setting is **Error code**.

#### NOTE: All values changed here do not take effect until computer is restarted.

### 5-5-2 View FRU Information

The FRU page is a simple display page for basic system ID information, as well as System product information. Items on this window are non-configurable.

| FRU Information   |  |   |
|---|--|---|
| System Manufacturer<br>System Product Name<br>System Version<br>System Serial Number<br>Board Harufacturer<br>Board Product Name<br>Board Version<br>Board Serial Number<br>Chassis Manufacturer<br>Chassis Serial Number | GIGABYTE<br>R281-291<br>0100<br>01234567890123456789AB<br>GIGABYTE<br>M230-AR0-00<br>01234567<br>HI5P6300016<br>GIGABYTE<br>01234567<br>01234567890123456789AB | ++: Select Screen<br>T4: Select Item<br>Enter: Select<br>+/-: Change Dpt.<br>F1: General Help<br>F3: Previous Values<br>F9: Optimized Defaults<br>F10: Save & Exit<br>ESC: Exit |

### 5-5-3 BMC Network Configuration



#### ∽ Select NCSI and Dedicated LAN

Selects to configure LAN channel parameters statically or dynamically (by BIOS or BMC). Do nothing option will not modify any BMC network parameters during BIOS phase. If you select Mode1, Mode2, or Mode3 option, it will request you complete the network configurations.

Options available: Do Nothing/Mode1 (Dedicated)/Mode2(NSCI)/Mode3 (Failover).

Default setting is Do Nothing.

#### 그 Lan Channel 1

#### $\curvearrowleft$ Configuration Address source

Select to configure LAN channel parameters statically or dynamically (DHCP). Unspecified option will not modify any BMC network parameters during BIOS phase.

Options available: Unspecified/Static/DynamicBmcDhcp. Default setting is Unspecified.

# ∽ Station IP address

Displays IP Address information.

#### Subnet mask

Displays Subnet Mask information. Please note that the IP address must be in three digitals, for example, 192.168.000.001.

#### ∽ Router IP address

Displays the Router IP Address information.

#### ∽ Station MAC address

Displays the MAC Address information.

#### $\curvearrowleft$ Real-time synchronize BMC network parameter values

Press [Enter] to synchronize the BMC network parameter values.

### 5-5-4 IPv6 BMC Network Configuration



#### IPv6 BMC Lan Channel 1

→ IPv6 BMC Lan Option<sup>(Note)</sup>

Enable/Disable IPv6 BMC LAN channel function. When this item is disabled, the system will not modify any BMC network during BIOS phase.

Options available: Enable/Disable. Default setting is Disable.

#### (Note) Advanced items prompt when this item is set to Enable.

#### ☞ IPv6 BMC Lan IP Address Source

Select to configure LAN channel parameters statically or dynamically (by BIOS or BMC). Options available: Unspecified/Static/Dynamic-Obtained by BMC running DHCP. Default setting is **Dynamic-Obtained by BMC running DHCP**.

Please note that this item is configurable when IPv6 BMC Lan Option is set to Enable.

#### ☞ IPv6 BMC Lan IP Address/Prefix Length

Check if the IPv6 BMC LAN IP address matches those displayed on the screen. Please note that this item is configurable when IPv6 BMC Lan Option is set to Enable.

# 5-6 Security Menu

The Security menu allows you to safeguard and protect the system from unauthorized use by setting up access passwords.

| Password Description       Set User Password         If ONLY the Administrator's password is set,<br>then this only limits access to Setup and is<br>only asked for when entering Setup.       Set User Password         If ONLY the User's password is set, then this<br>is a power on password and must be entered to<br>boot or enter Setup. In Setup the User will<br>have Administrator rights.       Set User Password         The password length must be<br>in the following range:<br>Minimum length       3<br>Maximum length       3<br>Haximum length         Secure Boot       Secure Boot       Secure Boot | Aptic Setup Utility – Cop<br>Main Advanced AMD CBS Chipset Serv   | gright (C) 2017 American Megatrends, Inc.<br>er Mgmt <mark>Security</mark> Boot Save & Exit   |
|---|---|---|
|   | Password Description<br>If ONLY the Administrator's password is<br>then this only limits access to Setup a<br>only asked for when entering Setup.<br>If ONLY the User's password and must be enter<br>boot or enter Setup. In Setup the User<br>have Administrator rights.<br>The password length must be<br>in the following range:<br>Minimum length<br>Administrator Password<br>User Password | Set User Password<br>set,<br>hd is<br>h this<br>red to<br>will<br>**: Select Screen<br>11: Select Item<br>Enter: Select Item<br>Enter: Select<br>+/-: Change Opt,<br>F1: General Help<br>F3: OptImized Defaults<br>F9: OptImized Defaults<br>F10: Save # Exit |

There are two types of passwords that you can set:

Administrator Password

Entering this password will allow the user to access and change all settings in the Setup Utility.

User Password

Entering this password will restrict a user's access to the Setup menus. To enable or disable this field, a Administrator Password must first be set. A user can only access and modify the System Time, System Date, and Set User Password fields.

#### ∽ Administrator Password

Press [Enter] to configure the administrator password.

∽ User Password

Press [Enter] to configure the user password.

∽ Secure Boot

Press [Enter] for configuration of advanced items.

### 5-6-1 Secure Boot



#### ∽ System Mode

Displays the system is in User mode or Setup mode.

#### Secure Boot

Displays the Secure Boot function is actived or not actived.

#### Vendor Keys

Displays the Vendor Keys function is actived or not actived.

#### ∽ Attempt Secure Boot

Secure Boot activated when Platform Key (PK) is enrolled, System mode is User/Deployed, and CSM function is disabled.

When this option is set to **Enabled**, an "Platform in Setup Mode!" message will prompt to request reenroll Platform Key (PK).

Options available: Enabled/Disabled. Default setting is **Disabled**.

#### ∽ Secure Boot Mode<sup>(Note)</sup>

Secure Boot requires all the applications that are running during the booting process to be pre-signed with valid digital certificates. This way, the system knows all the files being loaded before Windows loads and gets to the login screen have not been tampered with.

When set to Standard, it will automatically load the Secure Boot keys form the BIOS databases.

When set to Custom, you can customize the Secure Boot settings and manually load its keys from the BIOS database.

Options available: Standard/Custom. Default setting is Custom.

#### ☞ Key Management

Press [Enter] for configuration of advanced items.

Please note that this item is configurable when Secure Boot Mode is set to Custom.

### 5-6-1-1 Key Management

| Provision Factory Defaults<br>→ Install Factory Default keys<br>→ Enroll Efi Image<br>→ Save all Secure Boot variables |           | Allow to provision factory<br>default Secure Boot keys<br>when System is in Setup<br>Mode   |
|--|-----------|---|
|  |           |   |
| Secure Boot variable   Size  Keys#   |           |   |
|  | 0  No Key |   |
|  | 0  No Key |   |
|  | 0 No Key  |   |
|  | 0  No Key |   |
|  | 0  No Key |   |
| OSRecovery Signatures  0  (  | 3] No Key | ++: Select Screen<br>14: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F3: Previous Values<br>F9: Optimized Defaults<br>F10: Save & Exit<br>ESC: Exit |

#### ∽ Provision Factory Defaults

Allows to provision factory default Secure Boot keys when system is in Setup Mode. Options available: Enabled/Disabled. Default setting is **Disabled**.

#### Install Factory Default Keys

Installs all factory default keys. It will force the system in User Mode. Options available: Yes/No.

#### ∽ Enroll Efi Image

Press [Enter] to enroll SHA256 hash of the binary into Authorized Signature Database (DB).

#### ∽ Save all Secure Boot variables

Press [Enter] to save all Secure Boot Keys and Key variables.

#### ∽ Secure Boot variable

Displays the current status of the variables used for secure boot.

#### → Platform Key (PK)

Displays the current status of the Platform Key (PK). Press [Enter] to configure a new PK. Options available: Set New.

#### ∽ Key Exchange Keys (KEK)

Displays the current status of the Key Exchange Key Database (KEK). Press [Enter] to configure a new KEK or load additional KEK from storage devices. Options available: Set New/Append.

#### ∽ Authorized Signatures (DB)

Displays the current status of the Authorized Signature Database. Press [Enter] to configure a new DB or load additional DB from storage devices. Options available: Set New/Append.

#### Forbidden Signatures (DBX)

Displays the current status of the Forbidden Signature Database. Press [Enter] to configure a new dbx or load additional dbx from storage devices. Options available: Set New/Append.

#### ∽ Authorized TimeStamps (DBT)

Displays the current status of the Authorized TimeStamps Database. Press [Enter] to configure a new DBT or load additional DBT from storage devices. Options available: Set New/Append.

#### ∽ OsRecovery Signatures

Displays the current status of the OsRecovery Signature Database.

Press [Enter] to configure a new OsRecovery Signature or load additional OsRecovery Signature from storage devices.

Options available: Set New/Append.

# 5-7 Boot Menu

The Boot menu allows you to set the drive priority during system boot-up. BIOS setup will display an error message if the legacy drive(s) specified is not bootable.

| Boot Configuration                |                           | Number of seconds to wait |
|-----------------------------------|---------------------------|---------------------------|
|                                   | 2                         | for setup activation key. |
| Bootup NumLock State              | (On)                      | 65535(0xFFFF) means       |
| full Screen LOGO Show             | [Enabled]                 | indefinite waiting.       |
| New Boot Option Policy            | [Default]                 |                           |
| Boot mode select                  | (UEFI)                    |                           |
| IXED BOOT ORDER Priorities        |                           |                           |
| Boot Option #1                    | [Hard Disk]               |                           |
| Boot Option #2                    | [CD/DVD]                  |                           |
| Boot Option #3                    | [USB Device]              |                           |
| Boot Option #4                    | [Network:UEFI: PXE IP4 Q] |                           |
| Boot Option #5                    | [UEFI AP:UEFI: Built-in]  | ++: Select Screen         |
|                                   |                           | ↑↓: Select Item           |
| JEFI NETWORK Drive BBS Priorities |                           | Enter: Select             |
| JEFI Application Boot Priorities  |                           | +/-: Change Opt.          |
|                                   |                           | F1: General Help          |
|                                   |                           | F3: Previous Values       |
|                                   |                           | F9: Optimized Defaults    |
|                                   |                           | F10: Save & Exit          |
|                                   |                           | ESC: Exit                 |
|                                   |                           |                           |
|                                   |                           |                           |
|                                   |                           |                           |

#### Boot Configuration

#### ∽ Setup Prompt Timeout

Number of seconds to wait for setup activation key. 65535 (0xFFFF) means indefinite waiting. Press the numeric keys to input the desired values.

#### ☞ Bootup NumLock State

Enable/Disable the Bootup NumLock function. Options available: On/Off. Default setting is **On**.

#### $\backsim$ Full Screen LOGO Show

Enable/Disable the Full Screen Logo Show option. Options available: Enabled/Disabled. Default setting is **Enabled**.

#### ∽ New Boot Option Policy

Controls the placement of newly detected UEFI boot options. Options available: Default/Place First/Place Last. Default setting is **Default**.

#### ☞ Boot mode select

Selects the boot mode. Options available: LEGACY/UEFI. Default setting is **UEFI**.

#### ☞ FIXED BOOT ORDER Priorities

#### ∽ Boot Option #1/#2/#3/#4/#5

Press [Enter] to configure the boot priority.

By default, the server searches for boot devices in the following secquence:

- 1. Hard disk drive.
- 2. CD-COM/DVD drive.
- 3. USB device.
- 4. Network device.
- 5. UEFI device.
- ☞ UEFI Network Drive BBS Priorities

Press [Enter] to configure the boot priority.

→ UEFI Application Boot Priorities

Press [Enter] to configure the boot priority.

### 5-7-1 UEFI NETWORK Drive BBS Priorities

The UEFI network drive BBS priorities submenu allows you to specify the boot device priority from the available UEFI network drives during system boot-up. BIOS setup will display an error message if the legacy drive(s) specified is not bootable.

|                            | Aptio Setup Utility – | Copyright (C) 2                  | 017 American Meg<br>Boot | atrends, Inc.  |
|----------------------------|-----------------------|----------------------------------|--------------------------|--|
| Boot Option<br>Boot Option |                       | UUEFI: PXE IP4<br>[UEFI: PXE IP4 | QLogic 57]<br>QLogic 57] | Sets the system boot order   |
|                            |                       |                                  |                          | ++: Select Screen<br>14: Select Item<br>Enter: Select<br>+-: Change Opt.<br>F1: General Help<br>F3: Previous Values<br>F3: Optimized Defaults<br>F10: Save & Exit<br>ESC: Exit |

### 5-7-2 UEFI Application Boot Priorities

The UEFI application boot priorities submenu allows you to specify the boot device priority from the available UEFI applications during system boot-up. BIOS setup will display an error message if the legacy drive(s) specified is not bootable.

| A              | Aptio Setup Utility – C | opyright (C) 2017 American Meg<br>Boot | atrends, Inc.   |
|----------------|-------------------------|--|---|
| Boot Option #1 |                         | (VEFI: Bullt-in EFI Shell)             | Sets the system boot order<br>**: Select Screen<br>1: Select Item<br>Enter: Select Item<br>Enter: Select<br>F1: General Help<br>F3: Previous Values<br>F9: Optimized Defaults<br>F9: Optimized Defaults<br>F9: Set Skit |
|                | Version 2.18.1264. Cop  | yright (C) 2017 American Megat         | rends, Inc.   |

# 5-8 Save & Exit Menu

The Exit menu displays the various options to quit from the BIOS setup. Highlight any of the exit options then press **Enter**.

| Save Options<br>Save Changes and Exit<br>Discard Changes and Exit<br>Save Changes   | Exit system setup after saving the changes.  |
|---|--|
| Default Options<br>Restore Defaults<br>Boot Overnide<br>UEFI: PKE IF4 ALogic 577xx/578xx 10 Gigabit Ethernet (BCM57810)<br>UEFI: PXE IF4 ALogic 577xx/578xx 10 Gigabit Ethernet (BCM57810)<br>UEFI: Built-in EFI Shell<br>Launch EFI Shell from filesustem device |  |
| Launch EFI Sheil from filesystem device   | <pre>++: Select Screen f1: Select Item Enter: Select +/-: Change Opt. F1: General Help F3: Previous Values F9: Optimized Defaults F10: Save &amp; Exit ESC: Exit</pre> |

#### ∽ Save Options

#### ∽ Save Changes and Exit

Saves changes made and closes the BIOS setup. Options available: Yes/No.

#### Discard Changes and Exit

Discards changes made and exits the BIOS setup. Options available: Yes/No.

#### ∽ Save Changes

Saves changes made in the BIOS setup. Options available: Yes/No.

#### ∽ Default Options

#### ☞ Restore Defaults

Loads the default settings for all BIOS setup parameters. Setup Defaults are quite demanding in terms of resources consumption. If you are using low-speed memory chips or other kinds of low-performance components and you choose to load these settings, the system might not function properly. Options available: Yes/No.

#### ☞ Boot Override

Press [Enter] to configure the device as the boot-up drive.

# 5-9 ABL POST Codes

### 5-9-1 StartProcessorTestPoints

| Entry used for range testing for @b Processor related TPs | 0xE000 |  |
|---|--------|--|
|---|--------|--|

### 5-9-2 Memory test points

| , i  |        |
|--|--------|
| Memory structure initialization (Public interface) | 0xE001 |
| SPD Data processing (Public interface)             | 0xE002 |
| Memory configuration (Public interface) Phase 1    | 0xE003 |
| DRAM initialization                                | 0xE004 |
| ProcMemSPDChecking                                 | 0xE005 |
| ProcMemModeChecking                                | 0xE006 |
| Speed and TCL configuration                        | 0xE007 |
| ProcMemSpdTiming                                   | 0xE008 |
| ProcMemDramMapping                                 | 0xE009 |
| ProcMemPlatformSpecificConfig                      | 0xE00A |
| ProcMemPhyCompensation                             | 0xE00B |
| ProcMemStartDcts                                   | 0xE00C |
| ProcMemBeforeDramInit (Public interface)           | 0xE00D |
| ProcMemPhyFenceTraining                            | 0xE00E |
| ProcMemSynchronizeDcts                             | 0xE00F |
| ProcMemSystemMemoryMapping                         | 0xE010 |
| ProcMemMtrrConfiguration                           | 0xE011 |
| ProcMemDramTraining                                | 0xE012 |
| ProcMemBeforeAnyTraining(Public interface)         | 0xE013 |
|  |        |

### 5-9-3 PMU Test Points

| ABL Mem - PMU - Before PMU Firmware load | 0xE014 |
|--|--------|
| ABL Mem - PMU - After PMU Firmware load  | 0xE015 |
| ABL Mem - PMU Populate SRAM Timing       | 0xE016 |
| ABL Mem - PMU Populate SRAM Config       | 0xE017 |
| ABL Mem - PMU Write SRAM Msg Block       | 0xE018 |
| ABL Mem - Wait for Phy Cal Complete      | 0xE019 |
| ABL Mem - Phy Cal Complete               | 0xE01A |
| ABL Mem - PMU Start                      | 0xE01B |
| ABL Mem - PMU Started                    | 0xE01C |
| ABL Mem - PMU Waiting for Complete       | 0xE01D |
| ABL Mem - PMU Stage Dec Init             | 0xE01E |
| ABL Mem - PMU Stage Training Wr Lvl      | 0xE01F |
| ABL Mem - PMU Stage Training Rx En       | 0xE020 |
| ABL Mem - PMU Stage Training Rd Dqs      | 0xE021 |
| ABL Mem - PMU Stage Traning Rd 2D        | 0xE022 |

| ABL Mem - PMU Stage Training Wr 2D | 0xE023 |
|------------------------------------|--------|
| ABL Mem - PMU Queue Empty          | 0xE024 |
| ABL Mem - PMU US message Start     | 0xE025 |
| ABL Mem - PMU US message End       | 0xE026 |
| ABL Mem - PMU Complete             | 0xE027 |
| ABL Mem - PMU - After PMU Training | 0xE028 |
| ABL Mem - PMU - Before Disable PMU | 0xE029 |

# 5-9-4 Original Post Code

| ABL Mem - Start write sweep0xE02BABL Mem - Set Transmit DQ delay0xE02CABL Mem - Set Transmit DQ delay0xE02DABL Mem - Read Test pattern0xE02EABL Mem - Compare Test pattern0xE02FABL Mem - Opdate results0xE030ABL Mem - Start Find passing window0xE031ABL Mem - Start Sweep0xE033ABL Mem - Start sweep0xE033ABL Mem - Start sweep0xE033ABL Mem - Set delay0xE034ABL Mem - Set delay0xE035ABL Mem - Compare Test pattern0xE036ABL Mem - Compare Test pattern0xE037ABL Mem - Chip select Interleave Init0xE038ABL Mem - Chip select Interleave Init0xE038ABL Mem - Channel Interleave Init0xE030ABL Mem - Platform Specific Init0xE031ABL Mem - After callout for "AgesaReadSpd"0xE037ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - After optional callout "AgesaHookBeforeDCarIning"0xE043ABL Mem - After optional callout "AgesaHookBeforeDCarIning"0xE043ABL Mem - After optional callout "AgesaHookBeforeDCarIning"0xE044ABL Mem - After optional callout "AgesaHookBeforeDCarIning"0xE045ABL Mem - After optional callout "AgesaHookBeforeDCarIning"0xE044ABL Mem - After optional call   | ProcMemTransmitDqsTraining            | 0xE02A |
|--|---------------------------------------|--------|
| ABL Mem - Write test pattern0xE02DABL Mem - Read Test pattern0xE02EABL Mem - Compare Test pattern0xE02FABL Mem - Update results0xE030ABL Mem - Start Find passing window0xE031ABL Mem - Start Find passing window0xE032ABL Mem - ProcMemMaxRdLatencyTraining0xE032ABL Mem - Start sweep0xE033ABL Mem - Start sweep0xE033ABL Mem - Set delay0xE035ABL Mem - Write test pattern0xE036ABL Mem - Read Test pattern0xE036ABL Mem - Compare Test pattern0xE037ABL Mem - Online Spare init0xE038ABL Mem - Chip select Interleave Init0xE038ABL Mem - Channel Interleave Init0xE038ABL Mem - Channel Interleave Init0xE030ABL Mem - Platform Specific Init0xE031ABL Mem - After callout for "AgesaReadSpd"0xE032ABL Mem - After callout for "AgesaReadSpd"0xE031ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDCQSTraining"0xE044ABL Mem - After optional callout "AgesaHookBeforeDCQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDCQSTraining"0xE044ABL Mem - After optional callout "AgesaHookBeforeDCQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDCQSTraining"0xE044ABL Mem  | · •                                   | 0xE02B |
| ABL Mem - Read Test pattern0xE02EABL Mem - Compare Test pattern0xE02FABL Mem - Update results0xE030ABL Mem - Start Find passing window0xE031ABL Mem - Start Find passing window0xE032ABL Mem - Start Sweep0xE033ABL Mem - Set delay0xE033ABL Mem - Set delay0xE035ABL Mem - Read Test pattern0xE036ABL Mem - Compare Test pattern0xE037ABL Mem - Online Spare init0xE038ABL Mem - Online Spare init0xE038ABL Mem - Chip select Interleave Init0xE038ABL Mem - Channel Interleave Init0xE038ABL Mem - Ditrol Spare init0xE038ABL Mem - Stort Interleave Init0xE038ABL Mem - Channel Interleave Init0xE038ABL Mem - Selfer callout for "AgesaReadSpd"0xE032ABL Mem - Before callout for "AgesaReadSpd"0xE035ABL Mem - After callout for "AgesaReadSpd"0xE041ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDCQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional  | ABL Mem - Set Transmit DQ delay       | 0xE02C |
| ABL Mem - Compare Test pattern0xE02FABL Mem - Update results0xE030ABL Mem - Start Find passing window0xE031ABL Mem - Start Find passing window0xE032ABL Mem - Start Sweep0xE033ABL Mem - Set delay0xE033ABL Mem - Set delay0xE035ABL Mem - Read Test pattern0xE036ABL Mem - Compare Test pattern0xE037ABL Mem - Online Spare init0xE038ABL Mem - Online Spare init0xE039ABL Mem - Chip select Interleave Init0xE038ABL Mem - Channel Interleave Init0xE038ABL Mem - Ditrol Specific Init0xE030ABL Mem - Platform Specific Init0xE030ABL Mem - After callout for "AgesaReadSpd"0xE031ABL Mem - After callout for "AgesaHookBeforeDramInit"0xE041ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDCQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callou                            | ABL Mem - Write test pattern          | 0xE02D |
| ABL Mem - Update results0xE030ABL Mem - Start Find passing window0xE031ABL Mem - Start Find passing window0xE032ABL Mem - Start sweep0xE033ABL Mem - Set delay0xE034ABL Mem - Write test pattern0xE035ABL Mem - Read Test pattern0xE036ABL Mem - Compare Test pattern0xE037ABL Mem - Online Spare init0xE039ABL Mem - Node Interleave Init0xE038ABL Mem - Channel Interleave Init0xE038ABL Mem - Platform Specific Init0xE038ABL Mem - Platform Specific Init0xE038ABL Mem - Platform Specific Init0xE030ABL Mem - After callout for "AgesaReadSpd"0xE037ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDCQSTraining"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE045ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE045ABL Mem - After optional callout "AgesaHookBeforeDTamInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDTamInit"0xE045<          | ABL Mem - Read Test pattern           | 0xE02E |
| ABL Mem - Start Find passing window0xE031ABL Mem - ProcMemMaxRdLatencyTraining0xE032ABL Mem - Start sweep0xE033ABL Mem - Set delay0xE034ABL Mem - Write test pattern0xE035ABL Mem - Read Test pattern0xE036ABL Mem - Compare Test pattern0xE037ABL Mem - Online Spare init0xE038ABL Mem - Node Interleave Init0xE039ABL Mem - Channel Interleave Init0xE038ABL Mem - Channel Interleave Init0xE038ABL Mem - Platform Specific Init0xE030ABL Mem - Platform Specific Init0xE030ABL Mem - After callout for "AgesaReadSpd"0xE035ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDCQSTraining"0xE044ABL Mem - After optional callout "AgesaHookBeforeDCQSTraining"0xE044ABL Mem - After optional callout "AgesaHookBeforeDCQSTraining"0xE045ABL Mem - After opti | ABL Mem - Compare Test pattern        | 0xE02F |
| ABL Mem - ProcMemMaxRdLatencyTraining0xE032ABL Mem - Start sweep0xE033ABL Mem - Set delay0xE034ABL Mem - Set delay0xE035ABL Mem - Write test pattern0xE036ABL Mem - Compare Test pattern0xE037ABL Mem - Compare Test pattern0xE038ABL Mem - Online Spare init0xE038ABL Mem - Online Spare init0xE039ABL Mem - Online Spare init0xE039ABL Mem - Node Interleave Init0xE038ABL Mem - Node Interleave Init0xE038ABL Mem - Channel Interleave Init0xE038ABL Mem - Before callout for "AgesaReadSpd"0xE032ABL Mem - Before callout for "AgesaReadSpd"0xE035ABL Mem - After callout for "AgesaReadSpd"0xE041ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After Optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - A                            | ABL Mem - Update results              | 0xE030 |
| ABL Mem - Start sweep0xE033ABL Mem - Set delay0xE034ABL Mem - Write test pattern0xE035ABL Mem - Read Test pattern0xE036ABL Mem - Compare Test pattern0xE037ABL Mem - Online Spare init0xE038ABL Mem - Online Spare init0xE039ABL Mem - Chip select Interleave Init0xE034ABL Mem - Node Interleave Init0xE038ABL Mem - Channel Interleave Init0xE038ABL Mem - Channel Interleave Init0xE030ABL Mem - Platform Specific Init0xE03DABL Mem - Before callout for "AgesaReadSpd"0xE03EABL Mem - After callout for "AgesaReadSpd"0xE03FABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE042ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After Optional callout "Agesa | ABL Mem - Start Find passing window   | 0xE031 |
| ABL Mem - Set delay0xE034ABL Mem - Write test pattern0xE035ABL Mem - Read Test pattern0xE036ABL Mem - Compare Test pattern0xE037ABL Mem - Online Spare init0xE038ABL Mem - Ohip select Interleave Init0xE039ABL Mem - Node Interleave Init0xE038ABL Mem - Channel Interleave Init0xE038ABL Mem - Channel Interleave Init0xE038ABL Mem - Channel Interleave Init0xE038ABL Mem - ECC initialization0xE03CABL Mem - Before callout for "AgesaReadSpd"0xE03EABL Mem - Before callout for "AgesaReadSpd"0xE03FABL Mem - After callout for "AgesaReadSpd"0xE041ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDCQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE046ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - Before InitializeMCT0xE0470xE047ABL Mem - Before LV DDR30xE0480xE048   | ABL Mem - ProcMemMaxRdLatencyTraining | 0xE032 |
| ABL Mem - Write test pattern0xE035ABL Mem - Read Test pattern0xE036ABL Mem - Compare Test pattern0xE037ABL Mem - Online Spare init0xE038ABL Mem - Chip select Interleave Init0xE039ABL Mem - Node Interleave Init0xE03AABL Mem - Channel Interleave Init0xE03BABL Mem - Channel Interleave Init0xE03CABL Mem - ECC initialization0xE03CABL Mem - Before callout for "AgesaReadSpd"0xE03EABL Mem - Before callout for "AgesaReadSpd"0xE03FABL Mem - After callout for "AgesaHookBeforeDramInit"0xE041ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - Before InitializeMCT0xE047ABL Mem - Before LV DDR30xE048 | ABL Mem - Start sweep                 | 0xE033 |
| ABL Mem - Read Test pattern0xE036ABL Mem - Compare Test pattern0xE037ABL Mem - Online Spare init0xE038ABL Mem - Chip select Interleave Init0xE039ABL Mem - Node Interleave Init0xE03AABL Mem - Channel Interleave Init0xE03BABL Mem - Channel Interleave Init0xE03BABL Mem - ECC initialization0xE03CABL Mem - Platform Specific Init0xE03DABL Mem - Before callout for "AgesaReadSpd"0xE03EABL Mem - After callout for "AgesaReadSpd"0xE03FABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDRamInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - Before InitializeMCT0xE047ABL Mem - Before LV DDR30xE048   | ABL Mem - Set delay                   | 0xE034 |
| ABL Mem - Compare Test pattern0xE037ABL Mem - Online Spare init0xE038ABL Mem - Chip select Interleave Init0xE039ABL Mem - Node Interleave Init0xE03AABL Mem - Channel Interleave Init0xE03BABL Mem - Channel Interleave Init0xE03BABL Mem - ECC initialization0xE03CABL Mem - Platform Specific Init0xE03DABL Mem - Before callout for "AgesaReadSpd"0xE03EABL Mem - After callout for "AgesaReadSpd"0xE03FABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - Before InitializeMCT0xE047ABL Mem - Before LV DDR30xE048                        | ABL Mem - Write test pattern          | 0xE035 |
| ABL Mem - Online Spare init0xE038ABL Mem - Chip select Interleave Init0xE039ABL Mem - Node Interleave Init0xE03AABL Mem - Channel Interleave Init0xE03BABL Mem - Channel Interleave Init0xE03BABL Mem - ECC initialization0xE03CABL Mem - Platform Specific Init0xE03DABL Mem - Before callout for "AgesaReadSpd"0xE03EABL Mem - After callout for "AgesaReadSpd"0xE03FABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - Before InitializeMCT0xE047ABL Mem - Before LV DDR30xE048   | ABL Mem - Read Test pattern           | 0xE036 |
| ABL Mem - Chip select Interleave Init0xE039ABL Mem - Node Interleave Init0xE03AABL Mem - Channel Interleave Init0xE03BABL Mem - Channel Interleave Init0xE03BABL Mem - ECC initialization0xE03CABL Mem - Platform Specific Init0xE03DABL Mem - Before callout for "AgesaReadSpd"0xE03EABL Mem - After callout for "AgesaReadSpd"0xE03FABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After Optional callout "AgesaHookBeforeDramInit"0xE046ABL Mem - Before InitializeMCT0xE047ABL Mem - Before LV DDR30xE048                              | ABL Mem - Compare Test pattern        | 0xE037 |
| ABL Mem - Node Interleave Init0xE03AABL Mem - Channel Interleave Init0xE03BABL Mem - ECC initialization0xE03CABL Mem - Platform Specific Init0xE03DABL Mem - Before callout for "AgesaReadSpd"0xE03EABL Mem - After callout for "AgesaReadSpd"0xE03FABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE040ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE042ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After Optional callout "AgesaHookBeforeDramInit"0xE046ABL Mem - Before InitializeMCT0xE047ABL Mem - Before LV DDR30xE048  |                                       | 0xE038 |
| ABL Mem - Channel Interleave Init0xE03BABL Mem - ECC initialization0xE03CABL Mem - Platform Specific Init0xE03DABL Mem - Before callout for "AgesaReadSpd"0xE03EABL Mem - After callout for "AgesaReadSpd"0xE03FABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE040ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE042ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE044ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - Before InitializeMCT0xE047ABL Mem - Before LV DDR30xE048  | ABL Mem - Chip select Interleave Init | 0xE039 |
| ABL Mem - ECC initialization0xE03CABL Mem - Platform Specific Init0xE03DABL Mem - Before callout for "AgesaReadSpd"0xE03EABL Mem - After callout for "AgesaReadSpd"0xE03FABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE040ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE042ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE046ABL Mem - Before InitializeMCT0xE047ABL Mem - Before LV DDR30xE048   | ABL Mem - Node Interleave Init        | 0xE03A |
| ABL Mem - Platform Specific Init0xE03DABL Mem - Before callout for "AgesaReadSpd"0xE03EABL Mem - After callout for "AgesaReadSpd"0xE03FABL Mem - After callout for "AgesaReadSpd"0xE040ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE042ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE042ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After MemDataInit0xE046ABL Mem - Before InitializeMCT0xE047ABL Mem - Before LV DDR30xE048  | ABL Mem - Channel Interleave Init     | 0xE03B |
| ABL Mem - Before callout for "AgesaReadSpd"0xE03EABL Mem - After callout for "AgesaReadSpd"0xE03FABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE040ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE042ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - Before InitializeMCT0xE047ABL Mem - Before LV DDR30xE048  | ABL Mem - ECC initialization          | 0xE03C |
| ABL Mem - After callout for "AgesaReadSpd"0xE03FABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE040ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE042ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - Before InitializeMCT0xE047ABL Mem - Before LV DDR30xE048   |                                       | 0xE03D |
| ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE040ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE042ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE043ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - Before InitializeMCT0xE047ABL Mem - Before LV DDR30xE048  | · ·                                   | 0xE03E |
| ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE041ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE042ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After MemDataInit0xE046ABL Mem - Before InitializeMCT0xE047ABL Mem - Before LV DDR30xE048  |                                       | 0xE03F |
| ABL Mem - Before optional callout "AgesaHookBeforeDQSTraining"0xE042ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"0xE043ABL Mem - Before optional callout "AgesaHookBeforeDramInit"0xE044ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After optional callout "AgesaHookBeforeDramInit"0xE045ABL Mem - After MemDataInit0xE046ABL Mem - Before InitializeMCT0xE047ABL Mem - Before LV DDR30xE048  |                                       |        |
| ABL Mem - After optional callout "AgesaHookBeforeDQSTraining"       0xE043         ABL Mem - Before optional callout "AgesaHookBeforeDramInit"       0xE044         ABL Mem - After optional callout "AgesaHookBeforeDramInit"       0xE045         ABL Mem - After MemDataInit       0xE045         ABL Mem - Before InitializeMCT       0xE047         ABL Mem - Before LV DDR3       0xE048   | · · · · · ·                           |        |
| ABL Mem - Before optional callout "AgesaHookBeforeDramInit"       0xE044         ABL Mem - After optional callout "AgesaHookBeforeDramInit"       0xE045         ABL Mem - After MemDataInit       0xE046         ABL Mem - Before InitializeMCT       0xE047         ABL Mem - Before LV DDR3       0xE048  | · · · ·                               | ****   |
| ABL Mem - After optional callout "AgesaHookBeforeDramInit"       0xE045         ABL Mem - After MemDataInit       0xE046         ABL Mem - Before InitializeMCT       0xE047         ABL Mem - Before LV DDR3       0xE048   |                                       |        |
| ABL Mem - After MemDataInit     0xE046       ABL Mem - Before InitializeMCT     0xE047       ABL Mem - Before LV DDR3     0xE048   |                                       | 0xE044 |
| ABL Mem - Before InitializeMCT     0xE047       ABL Mem - Before LV DDR3     0xE048  |                                       |        |
| ABL Mem - Before LV DDR3 0xE048  |                                       |        |
|  |                                       |        |
| ABL Mem - Before InitMCT 0xE049  |                                       |        |
|  | ABL Mem - Before InitMCT              | 0xE049 |

| ABL Mem - Before OtherTiming         | 0xE04A |
|--------------------------------------|--------|
| ABL Mem - Before UMAMemTyping        | 0xE04B |
| ABL Mem - Before SetDqsEccTmgs       | 0xE04C |
| ABL Mem - Before MemClr              | 0xE04D |
| ABL Mem - Before On DIMM Thermal     | 0xE04E |
| ABL Mem - Before DMI                 | 0xE04F |
| ABL MEM - End of phase 3 memory code | 0xE050 |

# 5-9-5 CPU test points

| Entry point CPU init after training | 0xE051 |
|-------------------------------------|--------|
| Exit point CPU init after training  | 0xE052 |
| Entry point CPU APOB CCX map init   | 0xE053 |
| Exit point CPU APOB CCX map init    | 0xE054 |
| Entry point CPU Optimized boot init | 0xE055 |
| Exit point CPU Optimized boot init  | 0xE056 |
| Entry point CPU APOB EDC info init  | 0xE057 |
| Exit point CPU APOB EDC info init   | 0xE058 |

# 5-9-6 Topology test points

| ProcTopologyEntry | 0xE071 |
|-------------------|--------|
| ProcTopologyDone  | 0xE07C |

# 5-9-7 Extended memory test point

| ProcMemSendMRS2  | 0xE080 |
|--|--------|
| Sedding MRS3   | 0xE081 |
| Sending MRS1   | 0xE082 |
| Sending MRS0   | 0xE083 |
| Continuous Pattern Read  | 0xE084 |
| Continuous Pattern Write   | 0xE085 |
| Mem: 2d RdDqs Training begin                                     | 0xE086 |
| Mem: Before optional callout to platform BIOS to change External | 0xE087 |
| Vref during 2d Training  |        |
| Mem: After optional callout to platform BIOS to change External  | 0xE088 |
| Vref during 2d Training  |        |
| Configure DCT For General use begin                              | 0xE089 |
| Configure DCT For training begin                                 | 0xE08A |
| Configure DCT For Non-Explicit                                   | 0xE08B |
| Configure to Sync channels                                       | 0xE08C |
| Allocate C6 Storage  | 0xE08D |
| Before LV DDR4   | 0xE08E |
| Before LV DDR3   | 0xE08F |

## 5-9-8 Gnb Earlier init

| TP0x90                             | 0xE090 |
|------------------------------------|--------|
| GNB earlier interface              | 0xE091 |
| GNB internal debug code            | 0xE092 |
| GNB internal debug code            | 0xE093 |
| GNB internal debug code            | 0xE094 |
| GNB internal debug code            | 0xE095 |
| GNB internal debug code            | 0xE096 |
| GNB internal debug code            | 0xE097 |
| GNB internal debug code            | 0xE098 |
| GNB internal debug code            | 0xE099 |
| GNB internal debug code            | 0xE09A |
| GNB internal debug code            | 0xE09B |
| GNB internal debug code            | 0xE09C |
| GNB internal debug code            | 0xE09D |
| GNB internal debug code            | 0xE09E |
| GNB internal debug code            | 0xE09F |
| TP0xA0                             | 0xE0A0 |
| GNB internal debug code            | 0xE0A1 |
| GNB internal debug code            | 0xE0A2 |
| GNB internal debug code            | 0xE0A3 |
| GNB internal debug code            | 0xE0A4 |
| GNB internal debug code            | 0xE0A5 |
| GNB internal debug code            | 0xE0A6 |
| GNB internal debug code            | 0xE0A7 |
| GNB internal debug code            | 0xE0A8 |
| GNB internal debug code            | 0xE0A9 |
| GNB internal debug code            | 0xE0AA |
| GNB internal debug code            | 0xE0AB |
| GNB internal debug code            | 0xE0AC |
| GNB internal debug code            | 0xE0AD |
| GNB internal debug code            | 0xE0AE |
| GNB internal debug code            | 0xE0AF |
| Abl1Begin                          | 0xE0B0 |
| ABL 1 Initialization               | 0xE0B1 |
| ABL 1 DF Early                     | 0xE0B2 |
| ABL 1 DF Pre Training              | 0xE0B3 |
| ABL 1 Debug Synchronization        | 0xE0B4 |
| ABL 1 Error Detected               | 0xE0B5 |
| ABL 1 Global memory error detected | 0xE0B6 |
| ABL 1 End                          | 0xE0B7 |

| ABL 2 Begin                                   | 0xE0B8 |
|---|--------|
| ABL 2 Initialization                          | 0xE0B9 |
| ABL 2 After Training                          | 0xE0BA |
| ABL 2 Debug Synchronization                   | 0xE0BB |
| ABL 2 Error detected                          | 0xE0BC |
| ABL 2 Global memory error detected            | 0xE0BD |
| ABL 2 End                                     | 0xE0BE |
| ABL 3 Begin                                   | 0xE0BF |
| ABL 3 Initialziation                          | 0xE0C0 |
| ABL 3 GMI/xGMI Initialization Stage 1         | 0xB1C0 |
| ABL 3 GMI/xGMI Initialization Stage 1 Warning | 0xF1C0 |
| ABL 3 GMI/xGMI Initialization Stage 2 Error   | 0xE2C0 |
| ABL 3 GMI/xGMI Initialization Stage 2         | 0xB2C0 |
| ABL 3 GMI/xGMI Initialization Stage 2 Warning | 0xF2C0 |
| ABL 3 GMI/xGMI Initialization Stage 2 Error   | 0xE3C0 |
| ABL 3 GMI/xGMI Initialization Stage 3         | 0xB3C0 |
| ABL 3 GMI/xGMI Initialization Stage 3 Warning | 0xF3C0 |
| ABL 3 GMI/xGMI Initialization Stage 3 Error   | 0xE4C0 |
| ABL 3 GMI/xGMI Initialization Stage 4         | 0xB4C0 |
| ABL 3 GMI/xGMI Initialization Stage 4 Warning | 0xF4C0 |
| ABL 3 GMI/xGMI Initialization Stage 4 Error   | 0xE5C0 |
| ABL 3 GMI/xGMI Initialization Stage 5         | 0xB5C0 |
| ABL 3 GMI/xGMI Initialization Stage 5 Warning | 0xF5C0 |
| ABL 3 GMI/xGMI Initialization Stage 5 Error   | 0xE6C0 |
| ABL 3 GMI/xGMI Initialization Stage 6         | 0xB6C0 |
| ABL 3 GMI/xGMI Initialization Stage 6 Warning | 0xF6C0 |
| ABL 3 GMI/xGMI Initialization Stage 6 Error   | 0xE7C0 |
| ABL 3 GMI/xGMI Initialization Stage 7         | 0xE8C0 |
| ABL 3 GMI/xGMI Initialization Stage 8         | 0xE9C0 |
| ABL 3 GMI/xGMI Initialization Stage 9         | 0xF9C0 |
| ABL 3 GMI/xGMI Initialization Stage 9 Error   | 0xEAC0 |
| ABL 3 GMI/xGMI Initialization Stage 10        | 0xFAC0 |
| ABL 3 GMI/xGMI Initialization Stage 10 Error  | 0xE0C1 |
| Abl3ProgramUmcKeys                            | 0xE0C2 |
| ABL 3 DF Finial Initalization                 | 0xE0C3 |
| ABL 3 Execute Synchronization Function        | 0xE0C4 |
| ABL 3 Debug Synchronization Function          | 0xE0C5 |
| ABL 3 Error Detected                          | 0xE0C6 |
| ABL 3 Global memroy error detected            | 0xE0C7 |
| ABL 4 Initialiation - cold boot               | 0xE0C8 |
| ABL 4 Memory test - cold boot                 | 0xE0C9 |

| ABL 4 APOB Initialzation - cold boot  | 0xE0CA           |
|---|------------------|
| ABL 4 APOB Initialization - cold boot<br>ABL 4 Finalize memory settings - cold boot             | 0xE0CA<br>0xE0CB |
| ABL 4 Philailize memory settings - cold boot<br>ABL 4 CPU Initialize Optimized Boot - cold boot | 0xE0CB           |
| ABL 4 GPU Initialize Optimized Boot - cold boot<br>ABL 4 Gmi Pcie Training - cold boot          | 0xE0CC           |
| ABL 4 Gmi Pcle Training - cold boot<br>ABL 4 Cold boot End                                      |                  |
|   | 0xE0CE           |
| ABL 4 Initialization - Resume boot  | 0xE0CF           |
| ABL 4 Resume End  | 0xE0D0           |
| ABL 4 End Cold/Resume boot  | 0xE0D1           |
| ABL 2 memory initialization   | 0xE0D2           |
| ABL 3 memory initialization   | 0xE0D3           |
| ABL 3 End   | 0xE0D4           |
| ABL 1 Enter Memory Flow   | 0xE0D5           |
| Memorry flow memory clock synchronization   | 0xE0D6           |
| IfAmdReadEventLogEntry  | 0xE0D7           |
| Exiting from AmdReadEventLog  | 0xE0D8           |
| Entry to AmdGetApicId   | 0xE0D9           |
| Exiting from AmdGetApicId   | 0xE0DA           |
| Entry to AmdGetPciAddress   | 0xE0DB           |
| Exiting from AmdGetPciAddress   | 0xE0DC           |
| Entry to AmdIdentifyCore  | 0xE0DD           |
| TExiting from AmdIdentifyCore   | 0xE0DE           |
| After IDS calls out to run code on an AP  | 0xE0DF           |
| After IDS calls out to run code on an AP  | 0xE0E0           |
| Before IDS calls out to get IDS data  | 0xE0E1           |
| After IDS calls out to get IDS data   | 0xE0E2           |
| Before the heap manager calls out to allocate a buffer  | 0xE0E3           |
| After the heap manager calls out to allocate a buffer   | 0xE0E4           |
| Before the heap manager calls out to deallocate a buffer  | 0xE0E5           |
| After the heap manager calls out to deallocate a buffer   | 0xE0E6           |
| Before the heap manager calls out to locate a buffer  | 0xE0E7           |
| After the heap manager calls out to locate a buffer   | 0xE0E8           |
| Memory flow P-State synchronization   | 0xE0E9           |
| After the BSP calls out to run code on an AP  | 0xE0E0           |
| Before the BSP calls out to run code on an AP   | 0xE0EB           |
| After the BSP calls out to run code on an AP  | 0xE0EC           |
| Before the S3 save code calls out to allocate a buffer  | 0xE0ED           |
| After the S3 save code calls out to allocate a buffer   | 0xE0EE           |
| Before the memory S3 save code calls out to allocate a buffer                                   | 0xE0EF           |
| After the memory S3 save code calls out to allocate a buffer                                    | 0xE0EP<br>0xE0F0 |
| Before the memory code calls out to locate a buffer   | 0xE0F0           |
| After the memory code calls out to locate a buffer  | 0xE0F1<br>0xE0F2 |
|   | UNEULZ           |

| Before the memory code calls out to locate a buffer | 0xE0F3 |
|---|--------|
| After the memory code calls out to locate a buffer  | 0xE0F4 |
| Before the memory code calls out to locate a buffer | 0xE0F5 |
| After the memory code calls out to locate a buffer  | 0xE0F6 |
| Before the memory code calls out to locate a buffer | 0xE0F7 |
| After the memory code calls out to locate a buffer  | 0xE0F8 |
| Ready to boot event                                 |        |

### 5-9-9 PMU test points

| Failed PMU training        | 0xE0F9 |
|----------------------------|--------|
| End of phase 1 memory code | 0xE0FA |
| End of phase 2 memory code | 0xE0FB |

### 5-9-10 ABL0 test points

| Abl0Begin | 0xE0FC |
|-----------|--------|
| ABL 0 End | 0xE0FD |

## 5-9-11 ABL5 test points

| ABL 5 End  | 0xE100 |
|--|--------|
| sume boot  | 0xE101 |
| ABL 6 End  | 0xE102 |
| ABL 6 Initialization   | 0xE103 |
| End of phase 1b memory code                                  | 0xE104 |
| ABL 1b memory initialization                                 | 0xE105 |
| ABL 6 Global memroy error detected                           | 0xE106 |
| ABL 1b Debug Synchronization Function                        | 0xE107 |
| ABL 4b Debug Synchronization Function                        | 0xE108 |
| AblbBegin  | 0xE109 |
| Ab4bBegin  | 0xE10A |
| BSP encountered HMAC fail on APOB Header                     | 0xE10B |
| ABL Eroor General ASSERT                                     | 0xE2A0 |
| Unknown Error  | 0xE2A1 |
| ABL Error Log Inig Error                                     | 0xE2A2 |
| ABL Error for On DIMM thermal Heap allocation error          | 0xE2A3 |
| ABL Error for memory test error                              | 0xE2A4 |
| ABL Error while executing memory test error                  | 0xE2A5 |
| ABL Error DDR Post Packge Repair Mem Auto Heap Alloc error   | 0xE2A6 |
| ABL Error for DDR Post Package repair Apob Heap Alloc error  | 0xE2A7 |
| ABL Error for DDR Post Package Repair No PPR Table Heap Aloc | 0xE2A8 |
| error  |        |
| ABL Error for Ecc Mem Auto Aloc Error error                  | 0xE2A9 |
| ABL Error for Soc Scan Heap Aloc error                       | 0xE2AB |

| ABL Error for Soc Scan No Die error                               | 0xE2AC |
|---|--------|
| ABL Error for Nb Tech Heap Aloc error                             | 0xE2AD |
| ABL Error for No Nb Constructor error                             | 0xE2AE |
| ABL Error for No Tech Constructor error                           | 0xE2AE |
| ABL Error for ABL1b Auto Alocation error                          | 0xE2B0 |
| ABL Error for ABL1b No NB Constructor error                       | 0xE2B1 |
| ABL Error for ABL2 No Nb Constructor error                        | 0xE2B2 |
| ABL Error for ABL3 Auto Allocation error                          | 0xE2B3 |
| ABL Error for ABL3 No Nb Constructor error                        | 0xE2B4 |
| ABL Error for ABL1b General error                                 | 0xE2B5 |
| ABL Error for ABL2 General error                                  | 0xE2B6 |
| ABL Error for ABL3 General error                                  | 0xE2B7 |
| ABL Error for Get Target Speed error                              | 0xE2B8 |
| ABL Error for Flow P1 Family Support error                        | 0xE2B9 |
| ABL Error for No Valid Ddr4 Dimms error                           | 0xE2BA |
| ABL Error for No Dimm Present error                               | 0xE2BB |
| ABL Error for Flow P2 Family Supprot error                        | 0xE2BC |
| ABL Error for Heap Deallocation for PMU Sram Msg Block error      | 0xE2BD |
| ABL Error for DDR Recovery error                                  | 0xE2BE |
| ABL Error for RRW Test error                                      | 0xE2BF |
| ABL Error for On Die Thermal error                                | 0xE2C1 |
| ABL Error for Heap Allocation For Dct Struct Amd Ch Def structure | 0xE2C2 |
| error   |        |
| ABL Error for Heap Allocation for PMU SRAM Msg block error        | 0xE2C3 |
| ABL Error for Heap Phy PLL lock Flure error                       | 0xE2C4 |
| ABL Error for Pmu Training error                                  | 0xE2C5 |
| ABL Error for Failure to Load or Verify PMU FW error              | 0xE2C6 |
| ABL Error for Allocate for PMU SRAM Msg Block No Init error       | 0xE2C7 |
| ABL Error for Failure BIOS PMU FW Mismatch AGESA PMU FW           | 0xE2C8 |
| version error   |        |
| ABL Error for Deallocate for PMU SRAM Msg Block error             | 0xE2CA |
| ABL Error for Module Type Mismatch RDIMM error                    | 0xE2CB |
| ABL Error for Module type Mismatch LRDIMM error                   | 0xE2CC |
| ABL Error for MEm Auto NVDIM error                                | 0xE2CD |
| ABL Error for Unknowm Responce error                              | 0xE2CE |
| ABL Error for Over Clock Error RRW Test Results Error             | 0xE2CF |
| ABL Error for Over Clock Error PMU Training Error                 | 0xE2D0 |
| ABL Error for ABL1 General Error                                  | 0xE2D1 |
| ABL Error for ABL2 General Error                                  | 0xE2D2 |
| ABL Error for ABL3 General Error                                  | 0xE2D3 |
| ABL Error for ABL4 General Error                                  | 0xE2D4 |

| ABL Error over clock Mem Init Error                             | 0xE2D5 |
|---|--------|
| ABL Error over clock Mem Other Error                            | 0xE2D6 |
| ABL Error for ABL6 General Error                                | 0xE2D7 |
| ABL Error Event Log Error                                       | 0xE2D8 |
| ABL Error FATAL ABL1 Log Error                                  | 0xE2D9 |
| ABL Error FATAL ABL2 Log Error                                  | 0xE2DA |
| ABL Error FATAL ABL3 Log Error                                  | 0xE2DB |
| ABL Error FATAL ABL4 Log Error                                  | 0xE2DC |
| ABL Error Slave Sync function execution Error                   | 0xE2DD |
| ABL Error Slave Sync communicaton with data set to master Error | 0xE2DE |
| ABL Error Slave broadcast communication from master to slave    | 0xE2DF |
| Error   |        |
| ABL Error FATAL ABL6 Log Error                                  | 0xE2E0 |
| ABL Error Slave Offline Error                                   | 0xE2E1 |
| ABL Error Slave Informs Master Error Info Error                 | 0xE2E2 |
| ABL Error Error Heap Locate for PMU SRAM Msg Block Error        | 0xE2E3 |
| ABL Error ABL2 Auto Error                                       | 0xE2E4 |
| ABL Error Flow P3 Family support Error                          | 0xE2E5 |
| ABL Error Abl 4 Gen Error                                       | 0xE2EB |
| ABL Error MBIST Heap Allocation Error                           | 0xE2EC |
| ABL Error MBIST Results Error                                   | 0xE2EE |
| ABL Error NO Dimm Smcus Info Error                              | 0xE2EE |
| ABL Error Por Max Freq Table Error                              | 0xE2EF |
| ABL Error Unsupproted DIMM Config Error                         | 0xE2F0 |
| ABL Error No Ps Table Error                                     | 0xE2F1 |
| ABL Error Cad Bus Timing Not Found Error                        | 0xE2F2 |
| ABL Error Data Bus Timing Not Found Error                       | 0xE2F3 |
| ABL Error LrDIMM IBT Not Found Error                            | 0xE2F4 |
| ABL Error Unsupprote Dimm Config Max Freq Error Error           | 0xE2F5 |
| ABL Error Mr0 Not Found Error                                   | 0xE2F6 |
| ABL Error Obt Pattern Not found Error                           | 0xE2F7 |
| ABL Error Rc10 Op Speed Not FOund Error                         | 0xE2F8 |
| ABL Error Rc2 Ibt Not Found Error                               | 0xE2F9 |
| ABL Error Rtt Not Found Error                                   | 0xE2FA |
| ABL Error Checksum ReStrt Results Error                         | 0xE2FB |
| ABL Error No Chipselect Results Error                           | 0xE2FC |
| ABL Error No Common Cas Latency Results Error                   | 0xE2FD |
| ABL Error Cas Latecncy exceeds Taa Max Error                    | 0xE2FE |
| ABL Error Nvdimm Arm Missmatch Power Policy Error               | 0xE2FF |
| ABL Error Nvdimm Arm Missmatch Power Source Error               | 0xE300 |
| ABL Error ABL 1 Mem Init Error                                  | 0xE301 |

| ABL Error ABL 2 Mem Init Error                        | 0xE302 |
|---|--------|
| ABL Error ABL 4 Mem Init Error                        | 0xE303 |
| ABL Error ABL 6 Mem Init Error                        | 0xE304 |
| ABL Error ABL 1 error repor Error                     | 0xE305 |
| ABL Error ABL 2 error repor Error                     | 0xE306 |
| ABL Error ABL 3 error repor Error                     | 0xE307 |
| ABL Error ABL 4 error repor Error                     | 0xE308 |
| ABL Error ABL 6 error repor Error                     | 0xE30A |
| ABL Error message slave sync function execution Error | 0xE30B |
| ABL Error slave offline Error                         | 0xE30C |
| ABL Error Sync Master Error                           | 0xE30D |
| ABL Error Slave Informs Master Info Message Error     | 0xE30E |
| ABL Error General Assert Error                        | 0xE30F |
| ABL Error No Dimms On Any Channel in sysem            | 0xE310 |
| ABL Alert PMU Major Message captured                  | 0xE311 |
| ABL Alert PMU REsults Rx Timing captured              | 0xE312 |
| ABL Alert PMU REsults Tx Timing captured              | 0xE313 |
| ABL Alert PMU REsults Rx Vref captured                | 0xE314 |
| ABL Alert PMU REsults Tx Vref captured                | 0xE315 |
| EndAgesas   | 0xEFFF |
|   |        |

# 5-10 Agesa POST Codes

## 5-10-1 Universal Post Code

| Universal ACPI entry   | 0xA001 |
|------------------------|--------|
| Universal ACPI exit    | 0xA002 |
| Universal ACPI abort   | 0xA003 |
| Universal SMBIOS entry | 0xA004 |
| Universal SMBIOS exit  | 0xA005 |
| Universal SMBIOS abort | 0xA006 |

# 5-10-2 [0xA1XX] For CZ only memory Postcodes

|  | · · · · · · · · · · · · · · · · · · · |
|--|---------------------------------------|
| Memory structure initialization (Public interface) | 0xA101                                |
| SPD Data processing (Public interface)             | 0xA102                                |
| Memory configuration (Public interface)            | 0xA103                                |
| DRAM initialization                                | 0xA104                                |
| TpProcMemSPDChecking                               | 0xA105                                |
| TpProcMemModeChecking                              | 0xA106                                |
| Speed and TCL configuration                        | 0xA107                                |
| TpProcMemSpdTiming                                 | 0xA108                                |
| TpProcMemDramMapping                               | 0xA109                                |
| TpProcMemPlatformSpecificConfig                    | 0xA10A                                |
| TPProcMemPhyCompensation                           | 0xA10B                                |
| TpProcMemStartDcts                                 | 0xA10C                                |
| (Public interface)                                 | 0xA10D                                |
| TpProcMemPhyFenceTraining                          | 0xA10E                                |
| TpProcMemSynchronizeDcts                           | 0xA10F                                |
| TpProcMemSystemMemoryMapping                       | 0xA110                                |
| TpProcMemMtrrConfiguration                         | 0xA111                                |
| TpProcMemDramTraining                              | 0xA112                                |
| (Public interface)                                 | 0xA113                                |
| TpProcMemWriteLevelizationTraining                 | 0xA114                                |
| Below 800Mhz first pass start                      | 0xA115                                |
| Above 800Mhz second pass start                     | 0xA116                                |
| Target DIMM configured                             | 0xA117                                |
| Prepare DIMMS for WL                               | 0xA118                                |
| Configure DIMMS for WL                             | 0xA119                                |
| TpProcMemReceiverEnableTraining                    | 0xA11A                                |
| Start sweep loop                                   | 0xA11B                                |
| Set receiver Delay                                 | 0xA11C                                |
| Write test pattern                                 | 0xA11D                                |
| Read test pattern                                  | 0xA11E                                |
| Compare test pattern                               | 0xA11F                                |
|  |                                       |

| Calculate MaxRdLatency per channel                   | 0xA120 |
|--|--------|
| TpProcMemReceiveDqsTraining                          | 0xA121 |
| Set Write Data delay                                 | 0xA122 |
| Write test pattern                                   | 0xA123 |
| Start read sweep                                     | 0xA124 |
| Set Receive DQS delay                                | 0xA125 |
| Read Test pattern                                    | 0xA126 |
| Compare Test pattern                                 | 0xA127 |
| Update results                                       | 0xA128 |
| Start Find passing window                            | 0xA129 |
| TpProcMemTransmitDqsTraining                         | 0xA12A |
| Start write sweep                                    | 0xA12B |
| Set Transmit DQ delay                                | 0xA12C |
| Write test pattern                                   | 0xA12D |
| Read Test pattern                                    | 0xA12E |
| Compare Test pattern                                 | 0xA12F |
| Update results                                       | 0xA130 |
| Start Find passing window                            | 0xA131 |
| TpProcMemMaxRdLatencyTraining                        | 0xA132 |
| Start sweep  | 0xA133 |
| Set delay  | 0xA134 |
| Write test pattern                                   | 0xA135 |
| Read Test pattern                                    | 0xA136 |
| Compare Test pattern                                 | 0xA137 |
| Online Spare init                                    | 0xA138 |
| Bank Interleave Init                                 | 0xA139 |
| Node Interleave Init                                 | 0xA13A |
| Channel Interleave Init                              | 0xA13B |
| ECC initialization                                   | 0xA13C |
| Platform Specific Init                               | 0xA13D |
| Before callout for "AgesaReadSpd"                    | 0xA13E |
| After callout for "AgesaReadSpd"                     | 0xA13F |
| Before optional callout "AgesaHookBeforeDramInit"    | 0xA140 |
| After optional callout "AgesaHookBeforeDramInit"     | 0xA141 |
| Before optional callout "AgesaHookBeforeDQSTraining" | 0xA142 |
| After optional callout "AgesaHookBeforeDQSTraining"  | 0xA143 |
| Before optional callout "AgesaHookBeforeDramInit"    | 0xA144 |
| After optional callout "AgesaHookBeforeDramInit"     | 0xA145 |
| After MemDataInit                                    | 0xA146 |
| Before InitializeMCT                                 | 0xA147 |
| Before LV DDR3                                       | 0xA148 |

| Before InitMCT   | 0xA149 |
|--|--------|
| Before OtherTiming   | 0xA14A |
| Before UMAMemTyping  | 0xA14B |
| Before SetDqsEccTmgs   | 0xA14C |
| Before MemClr  | 0xA14D |
| Before On DIMM Thermal   | 0xA14E |
| Before DMI   | 0xA14F |
| End of memory code   | 0xA150 |
| Entry point S3Init   | 0xA151 |
| Sending MRS2   | 0xA180 |
| Sedding MRS3   | 0xA181 |
| Sending MRS1   | 0xA182 |
| Sending MRS0   | 0xA183 |
| Continuous Pattern Read  | 0xA184 |
| Continuous Pattern Write   | 0xA185 |
| Mem: 2d RdDqs Training begin                                     | 0xA186 |
| Mem: Before optional callout to platform BIOS to change External | 0xA187 |
| Vref during 2d Training  |        |
| Mem: After optional callout to platform BIOS to change External  | 0xA188 |
| Vref during 2d Training  |        |
| Configure DCT For General use begin                              | 0xA189 |
| Configure DCT For training begin                                 | 0xA18A |
| Configure DCT For Non-Explicit                                   | 0xA18B |
| Configure to Sync channels                                       | 0xA18C |
| Allocate C6 Storage  | 0xA18D |
| Before LV DDR4   | 0xA18E |
| // BR CPU  |        |
| BR before AP launch  | 0xA190 |
| Install AP launched PPI  | 0xA191 |
| BR after AP launch   | 0xA192 |
| Before CPU PM  | 0xA193 |
| Enable IO Cstate   | 0xA194 |
| Enable C6  | 0xA195 |
| Install CCX PEI complete PPI                                     | 0xA196 |
| BR CPU memory done call back entry                               | 0xA197 |
| Before APM weights   | 0xA198 |
| After APM weights  | 0xA199 |
| BR CPU memory done call back end                                 | 0xA19A |
| BR Init Mid entry  | 0xA19B |
| BR enable APM  | 0xA19C |
| BR Init Mid install protocol                                     | 0xA19D |

| BR Init Mid end                  | 0xA19E |
|----------------------------------|--------|
| BR Init Late entry               | 0xA19F |
| BR Init Late install protocol    | 0xA1A0 |
| BR Init Late end                 | 0xA1A1 |
| BR DXE install complete protocol | 0xA1A2 |
| UNB install complete PPI         | 0xA1A3 |
| UNB AfterApLaunch callback entry | 0xA1A4 |
| UNB AfterApLaunch callback end   | 0xA1A5 |

## 5-10-3 S3 Interface Post Code

| Before the S3 save code calls out to allocate a buffer        | 0xA1EC |
|---|--------|
| After the S3 save code calls out to allocate a buffer         | 0xA1ED |
| Before the memory S3 save code calls out to allocate a buffer | 0xA1EE |
| After the memory S3 save code calls out to allocate a buffer  | 0xA1EF |
| Before the memory code calls out to locate a buffer           | 0xA1F0 |
| After the memory code calls out to locate a buffer            | 0xA1F1 |
| Before the memory code calls out to locate a buffer           | 0xA1F2 |
| After the memory code calls out to locate a buffer            | 0xA1F3 |
| Before the memory code calls out to locate a buffer           | 0xA1F4 |
| After the memory code calls out to locate a buffer            | 0xA1F5 |
| Before the memory code calls out to locate a buffer           | 0xA1F6 |
| After the memory code calls out to locate a buffer            | 0xA1F7 |

### 5-10-4 PMU Post Code

| Failed PMU training | 0xA1F9 |
|---------------------|--------|

# 5-10-5 [0xA5XX] assigned for AGESA PSP Module

| // PSP V1 Modules  |        |
|--|--------|
| PspPeiV1 entry   | 0xA501 |
| PspPeiV1 exit  | 0xA502 |
| MemoryDiscoveredPpiCallback entry                        | 0xA503 |
| MemoryDiscoveredPpiCallback exit                         | 0xA504 |
| PspDxeV1 entry   | 0xA507 |
| PspDxeV1 exit  | 0xA508 |
| PspDxeV1 PspPciEnumerationCompleteCallBack entry         | 0xA50A |
| PspDxeV1 PspPciEnumerationCompleteCallBack exit          | 0xA50B |
| PspDxeV1 ready to boot entry                             | 0xA50C |
| PspDxeV1 ready to boot exit                              | 0xA50D |
| PspSmmV1 entry   | 0xA50E |
| PspSmmV1 exit  | 0xA50F |
| PspSmmV1 SwSmiCallBack entry, build the S3 save area for | 0xA510 |
| resume   |        |

| PspSmmV1 SwSmiCallBack exit, build the S3 save area for resume | 0xA511 |
|--|--------|
| PspSmmV1 BspSmmResumeVector entry                              | 0xA512 |
| PspSmmV1 BspSmmResumeVector exit                               | 0xA513 |
| PspSmmV1 ApSmmResumeVector entry                               | 0xA514 |
| PspSmmV1 ApSmmResumeVector exit                                | 0xA515 |
| PspP2CmboxV1 entry   | 0xA516 |
| PspP2CmboxV1 exit  | 0xA517 |
| // PSP V2 Modules  | UXASTI |
| PspPeiV2 entry   | 0.4501 |
|  | 0xA521 |
| PspPeiV2 exit  | 0xA522 |
| PspDxeV2 entry   | 0xA523 |
| PspDxeV2 exit  | 0xA524 |
| PspDxeV2 PspMpServiceCallBack entry                            | 0xA525 |
| PspDxeV2 PspMpServiceCallBack exit                             | 0xA526 |
| PspDxeV2 FlashAccCallBack entry                                | 0xA527 |
| PspDxeV2 FlashAccCallBack exit                                 | 0xA528 |
| PspDxeV2 ready to boot entry                                   | 0xA529 |
| PspDxeV2 ready to boot exit                                    | 0xA52A |
| PspDxeV2 exit boot serivce entry                               | 0xA52B |
| PspDxeV2 exit boot serivce exit                                | 0xA52C |
| PspSmmV2 entry   | 0xA52D |
| PspSmmV2 exit  | 0xA52E |
| PspSmmV2 SwSmiCallBack entry, build the S3 save area for       | 0xA52F |
| resume   |        |
| PspSmmV2 SwSmiCallBack exit, build the S3 save area for resume | 0xA530 |
| PspSmmV2 BspSmmResumeVector entry                              | 0xA531 |
| PspSmmV2 BspSmmResumeVector exit                               | 0xA532 |
| PspSmmV2 ApSmmResumeVector entry                               | 0xA533 |
| PspSmmV2 ApSmmResumeVector exit                                | 0xA534 |
| PspP2CmboxV2 entry   | 0xA535 |
| PspP2CmboxV2 exit  | 0xA536 |
| TpPspRecoverApcbFail   | 0xA537 |
| // PSP fTpm modules  |        |
| PspfTpmPei entry   | 0xA540 |
| PspfTpmPei exit  | 0xA541 |
| PspfTpmPei memory callback entry                               | 0xA542 |
| PspfTpmPei memory callback exit                                | 0xA543 |
| PspfTpmDxe entry   | 0xA544 |
| PspfTpmDxe exit  | 0xA545 |
| // P2C mailbox Handling [0xA59X]                               |        |
| PspP2Cmbox Command SpiGetAttrib Handling entry                 | 0xA591 |
|  |        |

| 0xA592 |
|--------|
| 0xA593 |
| 0xA594 |
| 0xA595 |
| 0xA596 |
| 0xA59E |
| 0xA59F |
|        |
| 0xA5B0 |
| 0xA5B1 |
| 0xA5B2 |
| 0xA5B3 |
| 0xA5B4 |
| 0xA5B5 |
| 0xA5B6 |
| 0xA5B7 |
| 0xA5B8 |
| 0xA5B9 |
| 0xA5C4 |
| 0xA5C7 |
| 0xA5C8 |
| 0xA5C9 |
| 0xA5D0 |
| 0xA5D1 |
| 0xA5D2 |
| 0xA5D3 |
| 0xA5D4 |
| 0xA5D5 |
| 0xA5D6 |
| 0xA5D7 |
| 0xA5D8 |
| 0xA5D9 |
| 0xA5E4 |
| 0xA5C7 |
| 0xA5C8 |
| 0xA5C9 |
|        |
| 0xA5F0 |
| 0xA5F1 |
|        |
| 0xA5F2 |
|        |

# 5-10-6 [0xA9XX, 0xAAXX] assigned for AGESA NBIO Module

| // NbioBase                    |        |
|--------------------------------|--------|
| AmdNbioBase PEIM driver entry  | 0xA900 |
| AmdNbioBase PEIM driver exit   | 0xA901 |
| AmdNbioBase DXE driver entry   | 0xA902 |
| AmdNbioBase DXE driver exit    | 0xA903 |
| // PCle                        |        |
| AmdNbioPcie PEIM driver entry  | 0xA904 |
| AmdNbioPcie PEIM driver exit   | 0xA905 |
| AmdNbioPcie DXE driver entry   | 0xA906 |
| AmdNbioPcie DXE driver exit    | 0xA907 |
| // GFX                         |        |
| AmdNbioGfx PEIM driver entry   | 0xA908 |
| AmdNbioGfx PEIM driver exit    | 0xA909 |
| AmdNbioGfx DXE driver entry    | 0xA90A |
| AmdNbioGfx DXE driver exit     | 0xA90B |
| // IOMMU                       |        |
| AmdNbiolommu DXE driver entry  | 0xA90C |
| AmdNbiolommu DXE driver exit   | 0xA90D |
| // ALIB                        |        |
| AmdNbioALIB DXE driver entry   | 0xA90E |
| AmdNbioALIB DXE driver exit    | 0xA90F |
| // SMU                         |        |
| AmdSmuV8 PEIM driver entry     | 0xA910 |
| AmdSmuV8 PEIM driver exit      | 0xA911 |
| AmdSmuV8 DXE driver entry      | 0xA912 |
| AmdSmuV8 DXE driver exit       | 0xA913 |
| AmdSmuV9 PEIM driver entry     | 0xA914 |
| AmdSmuV9 PEIM driver exit      | 0xA915 |
| AmdSmuV9 DXE driver entry      | 0xA916 |
| AmdSmuV9 DXE driver exit       | 0xA917 |
| AmdSmuV10 PEIM driver entry    | 0xA918 |
| AmdSmuV10 PEIM driver exit     | 0xA919 |
| AmdSmuV10 DXE driver entry     | 0xA91A |
| AmdSmuV10 DXE driver exit      | 0xA91B |
| // IOMMU PEIM                  |        |
| AmdNbiolommu PEIM driver entry | 0xA920 |
| AmdNbiolommu PEIM driver exit  | 0xA921 |
| // APCB DXE                    |        |
| APCB DXE Entry                 | 0xA922 |
| APCB DXE Exit                  | 0xA923 |

| // APCB SMM                                    |        |
|--|--------|
| APCB SMM Entry                                 | 0xA924 |
| APCB SMM Exit                                  | 0xA925 |
| // [0xA950, 0xA99F] NBIO PPI/PROTOCOL Callback |        |
| NbioTopologyConfigureCallback entry            | 0xA950 |
| NbioTopologyConfigureCallback exit             | 0xA951 |
| MemoryConfigDoneCallbackPpi entry              | 0xA952 |
| MemoryConfigDoneCallbackPpi exit               | 0xA953 |
| DxioInitializationCallbackPpi entry            | 0xA954 |
| DxioInitializationCallbackPpi exit             | 0xA955 |
| DispatchSmuV9Callback entry                    | 0xA956 |
| DispatchSmuV9Callback exit                     | 0xA957 |
| DispatchSmuV10Callback entry                   | 0xA958 |
| DispatchSmuV10Callback exit                    | 0xA959 |
| AmdPcieMiscInit Event entry                    | 0xA95A |
| AmdPcieMiscInit Event exit                     | 0xA95B |
| NbioBaseHookReadyToBoot Event entry            | 0xA95C |
| NbioBaseHookReadyToBoot Event exit             | 0xA95D |
| NbioBaseHookPciIO Event entry                  | 0xA95E |
| NbioBaseHookPciIO Event exit                   | 0xA95F |
| // [0xA980, 0xA99F] BR GNB Task                |        |
| GnbEarlyInterfaceCZ entry                      | 0xA970 |
| GnbEarlyInterfaceCZ exit                       | 0xA971 |
| PcieConfigurationInit entry                    | 0xA972 |
| PcieConfigurationInit exit                     | 0xA973 |
| GnbEarlierInterfaceCZ entry                    | 0xA974 |
| GnbEarlierInterfaceCZ exit                     | 0xA975 |
| PcieEarlyInterfaceCZ entry                     | 0xA976 |
| PcieEarlyInterfaceCZ exit                      | 0xA977 |
| PciePostEarlyInterfaceCZ entry                 | 0xA978 |
| PciePostEarlyInterfaceCZ exit                  | 0xA979 |
| GfxConfigPostInterfaceCZ entry                 | 0xA97A |
| GfxConfigPostInterfaceCZ exit                  | 0xA97B |
| GfxPostInterfaceCZ entry                       | 0xA97C |
| GfxPostInterfaceCZ exit                        | 0xA97D |
| GnbPostInterfaceCZ entry                       | 0xA97E |
| GnbPostInterfaceCZ exit                        | 0xA97F |
| PciePostInterfaceCZ entry                      | 0xA980 |
| PciePostInterfaceCZ exit                       | 0xA981 |
| GnbEnvInterfaceCZ entry                        | 0xA982 |
| GnbEnvInterfaceCZ exit                         | 0xA983 |

| GfxConfigEnvInterface entry      | 0xA984 |
|----------------------------------|--------|
| GfxConfigEnvInterface exit       | 0xA985 |
| GfxEnvInterfaceCZ entry          | 0xA986 |
| GfxEnvInterfaceCZ exit           | 0xA987 |
| GfxMidInterfaceCZ entry          | 0xA988 |
| GfxMidInterfaceCZ exit           | 0xA989 |
| GfxIntInfoTableInterfaceCZ entry | 0xA98A |
| GfxIntInfoTableInterfaceCZ exit  | 0xA98B |
| PcieMidInterfaceCZ entry         | 0xA98C |
| PcieMidInterfaceCZ exit          | 0xA98D |
| GnbMidInterfaceCZ entry          | 0xA98E |
| GnbMidInterfaceCZ exit           | 0xA98F |
| GnbSmuMidInterfaceCZ entry       | 0xA990 |
| GnbSmuMidInterfaceCZ exit        | 0xA991 |
| InvokeAmdInitLate entry          | 0xA992 |
| InvokeAmdInitLate exit           | 0xA993 |
| GnbSmuServiceRequestV8 entry     | 0xA994 |
| GnbSmuServiceRequestV8 exit      | 0xA995 |

# 5-10-7 [0xACXX] assigned for AGESA CCX Module

| CCX IDS IDS_HOOK_CCX_AFTER_AP_LAUNCH | 0xAC10 |
|--------------------------------------|--------|
| CCX PEI entry                        | 0xAC50 |
| CCX downcore entry                   | 0xAC51 |
| CCX DXE entry                        | 0xAC55 |
| CCX MP service callback entry        | 0xAC56 |
| CCX Read To Boot callback entry      | 0xAC57 |
| CCX SMM entry                        | 0xAC5D |
| CCX PEI start to launch APs for S3   | 0xAC70 |
| CCX PEI end of launching APs for S3  | 0xAC71 |
| CCX start to launch AP               | 0xAC90 |
| CCX launch AP is ended               | 0xAC91 |
| CCX launch AP abort                  | 0xAC92 |
| CCX MP service abort                 | 0xAC93 |
| CCX cac weights                      | 0xAC94 |
| CCX PEI exit                         | 0xACE0 |
| CCX downcore exit                    | 0xACE1 |
| CCX DXE exit                         | 0xACE5 |
| CCX MP service callback exit         | 0xACE6 |
| CCX Read To Boot callback exit       | 0xACE7 |
| CCX SMM exit                         | 0xACED |
| 1                                    | 1      |

# 5-10-8 [0xADXX] assigned for AGESA DF Module

| DF PEI entry           | 0xAD50 |
|------------------------|--------|
| DF DXE entry           | 0xAD55 |
| DF Ready to Boot entry | 0xAD56 |
| DF PEI exit            | 0xADE0 |
| DF DXE exit            | 0xADE5 |
| DF Ready to Boot exit  | 0xADE6 |

# 5-10-9 [0xAFXX] assigned for AGESA FCH Module

| FCH InitReset dispatch point      | 0xAF01 |
|-----------------------------------|--------|
| FCH InitEnv dispatch point        | 0xAF06 |
| FCH InitMid dispatch point        | 0xAF07 |
| FCH InitLate dispatch point       | 0xAF08 |
| FCH InitS3Early dispatch point    | 0xAF0B |
| FCH InitS3Late dispatch point     | 0xAF0C |
| FCH InitS3Early dispatch finished | 0xAF0D |
| FCH InitS3Late dispatch finished  | 0xAF0E |
| FCH Pei Entry                     | 0xAF10 |
| FCH Pei Exit                      | 0xAF11 |
| FCH MultiFch Pei Entry            | 0xAF12 |
| FCH MultiFch Pei Exit             | 0xAF13 |
| FCH Dxe Entry                     | 0xAF14 |
| FCH Dxe Exit                      | 0xAF15 |
| FCH MultiFch Dxe Entry            | 0xAF16 |
| FCH MultiFch Dxe Exit             | 0xAF17 |
| FCH Smm Entry                     | 0xAF18 |
| FCH Smm Exit                      | 0xAF19 |
| FCH Smm Dispatcher Entry          | 0xAF20 |
| FCH Smm Dispatcher Exit           | 0xAF21 |
| FCH InitReset HwAcpi              | 0xAF40 |
| FCH InitReset AB Link             | 0xAF41 |
| FCH InitReset LPC                 | 0xAF42 |
| FCH InitReset SPI                 | 0xAF43 |
| FCH InitReset eSPI                | 0xAF44 |
| FCH InitReset SD                  | 0xAF45 |
| FCH InitReset eMMC                | 0xAF46 |
| FCH InitReset SATA                | 0xAF47 |
| FCH InitReset USB                 | 0xAF48 |
| FCH InitReset xGbE                | 0xAF49 |
| FCH InitReset HwAcpiP             | 0xAF4F |
| FCH InitEnv HwAcpi                | 0xAF50 |
|                                   |        |

| FCH InitEnv AB Link     | 0xAF51 |
|-------------------------|--------|
| FCH InitEnv LPC         | 0xAF52 |
| FCH InitEnv SPI         | 0xAF53 |
| FCH InitEnv eSPI        | 0xAF54 |
| FCH InitEnv SD          | 0xAF55 |
| FCH InitEnv eMMC        | 0xAF56 |
| FCH InitEnv SATA        | 0xAF57 |
| FCH InitEnv USB         | 0xAF58 |
| FCH InitEnv xGbE        | 0xAF59 |
| FCH InitEnv HwAcpiP     | 0xAF5F |
| FCH InitMid HwAcpi      | 0xAF60 |
| FCH InitMid AB Link     | 0xAF61 |
| FCH InitMid LPC         | 0xAF62 |
| FCH InitMid SPI         | 0xAF63 |
| FCH InitMid eSPI        | 0xAF64 |
| FCH InitMid SD          | 0xAF65 |
| FCH InitMid eMMC        | 0xAF66 |
| FCH InitMid SATA        | 0xAF67 |
| FCH InitMid USB         | 0xAF68 |
| FCH InitMid xGbE        | 0xAF69 |
| FCH InitLate HwAcpi     | 0xAF70 |
| FCH InitLate AB Link    | 0xAF71 |
| FCH InitLate LPC        | 0xAF72 |
| FCH InitLate SPI        | 0xAF73 |
| FCH InitLate eSPI       | 0xAF74 |
| FCH InitLate SD         | 0xAF75 |
| FCH InitLate eMMC       | 0xAF76 |
| FCH InitLate SATA       | 0xAF77 |
| FCH InitLate USB        | 0xAF78 |
| FCH InitLate xGbE       | 0xAF79 |
| End of TP range for FCH | 0xAFFF |
| Last defined AGESA PCs  | 0xFFFF |

# 5-11 BIOS POST Beep code (AMI standard)

### 5-11-1 PEI Beep Codes

| # of Beeps | Description   |
|------------|---|
| 1          | Memory not Installed.   |
| 1          | Memory was installed twice (InstallPeiMemory routine in PEI Core called |
|            | twice)  |
| 2          | Recovery started  |
| 3          | DXEIPL was not found  |
| 3          | DXE Core Firmware Volume was not found                                  |
| 4          | Recovery failed   |
| 4          | S3 Resume failed  |
| 7          | Reset PPI is not available  |

# 5-11-2 DXE Beep Codes

| # of Beeps | Description   |  |
|------------|---|--|
| 1          | Invalid password                                      |  |
| 4          | Some of the Architectural Protocols are not available |  |
| 5          | No Console Output Devices are found                   |  |
| 5          | No Console Input Devices are found                    |  |
| 6          | Flash update is failed                                |  |
| 7          | Reset protocol is not available                       |  |
| 8          | Platform PCI resource requirements cannot be met      |  |

# 5-12 BIOS Recovery Instruction

The system has an embedded recovery technique. In the event that the BIOS becomes corrupt the boot block can be used to restore the BIOS to a working state. To restore your BIOS, please follow the instructions listed below:

#### Recovery Instruction:

- 1. Change xxx.ROM to amiboot.rom.
- 2. Copy amiboot.rom and AFUDOS.exe to USB diskette.
- 3. Setting BIOS Recovery jump to enabled status.
- 4. Boot into BIOS recovery.
- 5. Run Proceed with flash update.
- 6. BIOS update.

|   | Bios Setup             |              |  |
|---|------------------------|--------------|--|
| Main Advanced Chipset                                       | Security Server Mgmt   | Event Logs I | Boot Save & Exit Recovery  |
| ROM Image update allowed<br>ROM Image Verification pa       | issed                  |              | Select this to start flash<br>update   |
| Flash Update Parameters<br>Reset NVRAM<br>Main Block Update | (Enabled)<br>(Enabled) |              |  |
| <ul> <li>Proceed with flash update</li> </ul>               |                        |              | ++: Select Screen  |
|   |                        |              | 11: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F3: Previous Values<br>F9: Optimized Defaults<br>F10: Save 8 Exit<br>ESD: Exit |
|   |                        |              |  |